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Chapter 1
Introduction
1.1 Motivation
The growing complexity of mobile and automotive devices has put a high demand on robustness,
performance, power efficiency, flexibility, development time, and price of these systems. The only
way to meet all of these opposing design criteria is the integration of the application functionality
on fewer silicon chips. The result of this integration process is a system-on-a-chip (SoC) design.
SoC technology is the packaging of all the necessary electronic circuits and parts for a “system”
(such as a cell phone, a digital camera, or a PDA) on a single silicon chip. Beside application
specific circuits (ASICs), SoCs typically contain one or more processor cores with dedicated RAM
and ROM and other peripherals.
The growth of complexity was and is driven by Moore’s Law [113] that predicts a duplication of
processing power of silicon chips every 18 month. The increasing performance of chips is based
on decreasing structure sizes: On the one hand smaller transistors have shorter circuit times
allowing for higher clock frequencies. On the other hand the number of transistors per area can
be increased which better supports parallel computations and also allows larger memories.
Unfortunately the decreasing structure size has the drawback of exponentially increasing
non-recurring engineering (NRE) costs. The major factors of the NRE cost breakdown are chip
design, chip verification and the development of the mask sets.
So called platform based designs [97] are becoming an important instrument for cutting down
the NRE. The advantage of design platforms is the opportunity to reuse IP-blocks at all levels of
abstraction – i.e. in all phases of the design process. The ultimate goal is to create a library of
functions, along with associated hardware and software implementations, that can be used for all
new designs.
The most important building blocks of any platform library are the programmable components.
The advantage of programmable hardware is its flexibility: Processors can be used to implement
many different functions on a small piece of hardware. Furthermore improvements to the
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functionality or error corrections can easily be added by software updates even in very late phases
of the development process.
Unfortunately functionality that is implemented in an ASIC is typically faster and more power
efficient than a software implementation on a general purpose processor core. Using the product
of silicon area (A), time per sample (T ), and energy per sample (E) as cost function (C = A·T ·E)
[26] compares hardware implementations for a set of small kernel operations. It was demonstrated
that compared to a physically optimized ASIC an Intel Celeron 733 MHz processor has 108-109
times higher ATE-costs.
Consequently ASICs and general purpose processor cores form the extreme points of a flex-
ibility over power efficiency and speed tradeoff. A better balance between these parameters
can be achieved by combining processor and ASIC technology. The result is an application
specific instruction-set processor (ASIP). ASIPs combine the two advantages of processors and
ASICs: reconfigurability and efficiency with respect to performance, power and area. Using the
aforementioned cost function ASIPs achieve an overhead factor of 103-107 compared to ASIC
implementations. They are typically equipped with special purpose functional units, instructions,
addressing modes, etc. to reduce the expensive memory accesses and to minimize the control
overhead in the processor.
Compared to digital signal processors (DSPs have ATE-costs of 107 − 108) ASIPs are tailored
to a smaller domain of applications. This allows for dedicated optimizations and significantly
reduces ATE-costs. Unfortunately this approach creates another NRE problem: The probability
that the next application will require changes or even a redesign of the ASIP architecture is
quite high. Furthermore ASIP designs are very challenging because in addition to the hardware
model, which is required for synthesis, a software tool suite needs to be created and verified.
Such software tools typically include assembler, linker, simulator, and profiler. Additionally the
design process always involves an architecture exploration phase where architectural alternatives
are evaluated and traded off for best matching the design constraints. This means that all
design components need to be modified and verified against each other over and over again. The
problem is aggravated by the recent trend of shifting the software design entry from assembly to
C. This step adds a C compiler to the set of tools that must be tailored to the ASIP architecture
and kept consistent.
The advantage of the C design entry is, that nearly all algorithmic descriptions are written
in (or can be converted to) C. This means that design reuses for similar applications become
possible without converting the application from C to assembly over and over again. A
second reason for the shift is the increasing tool support for automatically retargeting a C
compiler to a certain class of processor architectures based on formalized compiler descriptions
[107]. Such design environments mostly reuse the frontend of an existing C compiler and gen-
erate or retarget all backend components like instruction selector, register allocator and scheduler.
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Based on a case study this thesis analyzes the advantages and disadvantages of a C compiler
based ASIP architecture exploration. The LISA Processor Design Platform (LPDP) [72] was
used to create processor hardware models and all software tools. The LPDP utilizes the “Single
Source Principle” to reduce ASIP development costs: All design components can be generated
automatically from a common LISA processor description. The result is therefore consistent by
construction. Initially it was not possible to automatically retarget a C compiler from a LISA
processor model. Therefore the C compilers were manually created using the CoSy [5] compiler
development system.
It turned out that the overall design and verification time can be significantly reduced if the C
compiler is generated from the LISA processor model. To achieve this goal the information rele-
vant for compiler generation in the LISA description was identified. A software tool was developed
that extracts this information, visualizes it in a graphical user interface, and allows for refining
the compiler specification.
For two reasons this thesis particularly focuses on the generation of the compiler’s instruction
scheduler. On the one hand the scheduler plays an important role in the architecture exploration
phase and on the other hand manual scheduler creation is a very tedious and error prone task.
A RISC core and a VLIW architecture have been used as driver architectures to obtain perfor-
mance and code size results.
1.2 Organization of this Thesis
Chapter 2 of this thesis describes the role of architecture exploration in the ASIP design process.
The approaches of existing ASIP design environments are outlined and compared to each other.
The language for instruction-set architectures (LISA) and the corresponding tool suite that forms
the LISA processor design platform (LPDP) is presented in chapter 3. An introduction into
compiler technology is given in chapter 4. In addition to the conceptual background the chapter
presents CoSy and other retargetable code generation systems. It also details on instruction
scheduler technology. The concepts for semiautomatically generating a C compiler from a LISA
architecture description are presented in chapter 6. In chapter 7 the algorithms for generating
an instruction scheduler from a LISA model are detailed. The two driver architectures and the
quality evaluation results of the generated compiler are described in chapter 8. A summary of the
thesis is given in chapter 9.

Chapter 2
ASIP Design Methodology
The design of application specific instruction-set processors has traditionally been carried out
with few automation support by the vendors of embedded processors and integrated circuits.
An overview of the applied ASIP design methodologies is given in [92]. All approaches can be
partitioned into the following four major phases.
2.1 ASIP Design Phases
The ASIP design phases are depicted in figure 2.1 [73]. The entire design process requires in-
depth knowledge in several different implementation domains. Therefore different development
teams are required for hardware design, software design, and system integration. Unfortunately
inevitable changes and findings in one phase often require modifications to the specifications of
the other phases. This means that a strict temporal separation of the design phases is not possible
which creates a significant coordination overhead.
2.1.1 Architecture Exploration
The textual specification of the ASIP requirements is followed by the architecture exploration
phase. It is the process of iteratively evaluating alternatives of the hardware implementation until
a configuration is found that satisfies the system specification. It is used to most effectively map
an application onto a dedicated processor architecture.
In the first step of the exploration the application is usually profiled on a general purpose simula-
tion host (i.e. a PC or UNIX workstation). Standard profiling tools like gprof [61] can be used to
analyze the parts of the application that require the highest computational effort. According to
Amdahl’s law [16] these parts need to be optimized to achieve highest performance improvements.
Based on these profiling results, the system requirements, and the designers experience a first
5
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Figure 2.1: Four phases in the traditional ASIP design process
draft of the target architecture is developed. This step also includes the so called hardware/soft-
ware partitioning: decisions are made about which parts of the application will be executed on
dedicated hardware circuits and which parts will be implemented in software. From this starting
point the architecture exploration loop illustrated in figure 2.2 is entered.
The central component of the architecture exploration is the processor model which is either
specified on the very low abstraction level of a hardware description language (HDL) like VHDL
[127] or Verilog [126] or in form of an executable specification – i.e. a processor simulator. The
HDL model represents the complete microarchitecture of the processor whereas a simulator only
models architectural aspects like the processor resources, instruction coding, and the temporal
behavior of operations.
HDL models have the advantage that they can directly be used for synthesis and therefore give
information about design parameters like critical path, maximum clock frequency, chip area, and
power consumption.
Unfortunately this type of model has two major disadvantages:
1. The architecture exploration loop implies a lot of architectural modifications. Changes of
the HDL model that contains detailed structural and temporal information significantly slow
down the exploration loop.
2.1. ASIP Design Phases 7
Figure 2.2: Conventional ASIP architecture exploration loop
2. The simulation speed of the HDL model is very slow. To obtain information about the
overall execution characteristics of a specific task (e.g. execution time, power consumption)
it is necessary to simulate and profile hundreds of assembly instructions. Therefore it is
quite hard to simulate complex applications using a HDL simulator.
Both types of models simulate binary code generated from a handcrafted assembler and linker
and require that assembly source code is written according to the algorithmic specification (C
source code). The architecture exploration is finished when all design parameters are conforming
to the system specification.
In each exploration loop the evaluation of the modified processor architecture requires the
verification and the consistency of the processor model and all software tools. Furthermore if no
compiler is utilized hardware modifications can necessitate a rewrite of the entire assembly code
in each loop iteration.
Facing shortening product cycles this tedious, lengthy, and error prone process can easily lead
to suboptimal and less competitive solutions or even complete project failures. The limited
reusability of the ASIP’s HDL specification and its corresponding software development and
verification tools like code generation utilities and simulator additionally increase the development
costs. The methodology for architecture exploration is therefore one of the most critical factors
for the product’s time to market, its quality, and its price per unit.
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2.1.2 Architecture Implementation
In the architecture implementation phase a Register Transfer Level (RTL) processor model is
created. RTL is a Hardware Description Language (HDL) coding style that describes hardware
in form of registers and interconnected logic.
A logic synthesis tool (e.g. Design Compiler [150]) can be used to automatically create a gate-level
netlist from the RTL model. The gate-level netlist specifies all logic gates and interconnects that
are part of the processor hardware.
In an automatic place and route step the location of the gates and the conducting paths are
determined. The result of this step is a geometric description of the processor hardware. It is
typically specified in a format called GDS. The GDS file is passed to a fab for chip fabrication.
The programmers model of the architecture is fixed for the architecture implementation phase.
This means that no further instructions, addressing modes, etc. are added. Only changes or
optimizations of the microarchitecture are allowed. The major focus of this phase is on verification:
The temporal behavior of the processor should be 100% consistent with the specification and the
software tools. Errors in the implementation can potentially require a recreation of the masks.
The loss of time and the costs for such a failure can also lead to a complete project failure.
2.1.3 Software Application Design
In the software application design phase the code generation tools are written that will be used
to create the application’s binary code. Traditionally this means that the C compiler is created
after the architecture exploration phase. This can easily lead to an inefficient compiler because
hardware designers tend to neglect architectural aspects that are important for the compiler writer.
In contrast to the architecture exploration phase the optimization goals of all code generation tools
including the simulator/profiler have changed: In the architecture exploration phase it is important
that the tools are easily retargetable to modified processor models. Detailed observability of the
temporal processor behavior and structure is a must for verification.
For the application writer a detailed knowledge of the processor structure is not important. He
demands for fast and intuitive code generation tools, that produce efficient code and fit into his
remaining software environment. This usually means that assembler, linker, and simulator/profiler
need to be rewritten in this phase. Furthermore support libraries (e.g. standard library, floating
point emulation) need to be created. Additionally the operation system (e.g. Windows/Unix)
needs to be considered. The complete toolchain is usually driven by a graphical user interface –
an integrated design environment (IDE), that needs to be developed, too.
2.1.4 System Integration and Verification
A processor simulator on its own is not very useful. To obtain representative performance data
and for verification reasons it must be embedded into a simulation environment of the entire SoC.
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This approach allows interaction with other processors, ASICs, buses and other peripherals.
It requires the creation of co-simulation interfaces that allow the parallel execution of several
processor and/or HDL simulators and synchronize the data exchange between the simulator ex-
ecutables. Unfortunately there is no common concept for exchanging data between processor
architectures. Therefore the co-simulation interface needs to be adapted and verified for different
processor architectures over and over again.
2.2 Design Environments
The costs and risks of the repeated processor design and verification efforts can only be reduced
by a highly automated ASIP design flow. Two major concepts for improving the ASIP design
efficiency can be distinguished: One is to significantly restrict the design space of the processor.
Such environments are usually bound to a single processor template whose tools and architecture
can be modified to a certain degree.
An example for this approach that is commercially available is the Xtensa architecture [154, 136]
from Tensilica Inc. The Xtensa 32-bit architecture incorporates a 16- and 24-bit instruction-set.
The base architecture has 80 RISC instructions and includes a 32-bit ALU and 32 or 64 general-
purpose 32-bit registers. Configurable options include the incorporation of DSP engines, floating
point support, the memory interface, and caches. The designer can also describe additional data
types, instructions, and execution units using the Tensilica Instruction Extension (TIE) language.
All software tools including (GNU based) C-compiler, assembler, linker, simulator, debugger, and
a synthesizable hardware model (HDL-code) can be generated. Beside the GCC based compiler
there is also a Xtensa C/C++ Compiler (XCC). According to Tensilica, XCC produces 20%
faster code than gcc and has support for user specified instructions and vectorization. Xtensa
does not support the creation of processor classes other than RISC. There are also limitations on
supported addressing modes and bit widths in functional units and interfaces.
The ARCtangent-A5 processor [20] from ARC Inc. is a 32-bit four stage pipeline RISC/DSP
architecture that implements the ARCompact instruction-set (86 mixed 16/32 bit instructions).
The instruction-set can be extended to address additional functional units that can be inserted
into the pipeline. The register file size and the configuration of caches and buses are adjustable,
too. The system comes with a profiler/debuger, a Real Time Operating System (RTOS), and a
C/C++ compiler. Like the Xtensa core the ARCtangent-A5 is limited to the RISC processor
class. Other limitations include the size of the register files, addressing modes, and the size of the
instruction-set. For the user it is also not possible to smoothly integrate new instructions into
the compiler.
In contrast to the Xtensa and ARCtangent-A5 RISC processors the Jazz DSP [81, 145]
architecture from Improv Systems Inc. is a VLIW processor. It is synthesizable and integrated
into the Programmable System Architecture (PSA) which permits the modeling and simulation
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of a system consisting of multiple processors, memories, and peripherals. The width of the data
path is selectable between 16 or 32 bit. Furthermore the number of registers and the depth of the
hardware task queue are configurable. It is also possible to add FUs (e.g. ALUs, MACs, Shifters)
and to define custom functionality (in Verilog). For each processor configuration compiler,
assembler, and instruction set simulator/profiler can be retargeted. However, flexibility is limited
to derivatives of the base VLIW architecture.
A common limitation of all processor template based approaches is the restriction to a single
processor class. Even within this class restrictions apply to the supported addressing modes,
register files, bit width of data paths and instruction words, and to the I/O interfaces. Another
problem is the support of functional units that are not part of the environment. If the environment
allows user defined FUs these units are specified in a HDL and cannot directly be utilized by the
compiler: It is necessary to write assembly like function calls (intrinsics) or inline assembly into
the C code which reduces its reuseablility.
Another concept for ASIP design automation is not to reconfigure a predefined template, but
to describe the entire processor from scratch. As depicted in figure 2.3 the idea is to generate
hardware and software tools from a common processor model and hereby overcome the limitations
of the predefined processor approaches.
Figure 2.3: Architecture description language based ASIP architecture exploration loop
Since it is very hard to generate the software tools from a hardware description [105] this concept
requires the invention of a new architecture description language (ADL) for the processor. Com-
pared to a HDL which can be used to describe any silicon hardware, ADLs try to formalize typical
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processor architecture concepts (e.g. instructions, pipelines, decoder, register file, etc.). A popular
concept is also to create hierarchies of behavioral and structural properties and to describe these
properties in an abstract way (i.e. hiding implementation details). Hereby the processor descrip-
tion becomes shorter and more applicable for architecture exploration.
Within the ADL based ASIP design approaches one can distinguish several kinds of description
languages [158, 68]:
instruction-set centric languages: Instruction-set centric languages are dominated by the as-
sembly programmers view onto the processor. They formalize the specification of the syntax,
the behavior, and the binary coding of instructions. They usually do not contain informa-
tion about the processor microarchitecture. This means that there is few information about
pipeline stages, functional units, memories, buses, and ports. Consequently it is hardly
possible to generate HDL models from such specifications. Typical examples for this kind
of ADLs are nML [50, 163], ISDL [64], Valen-C [82] and CSDL [120]
architecture centric languages: Architecture centric languages are dominated by the hard-
ware designers view of the architecture. This means that these languages focus on structure
and interconnections of the processor to allow processor synthesis. Some of these languages
require a very detailed architecture specification. The missing abstraction significantly in-
creases the modeling and verification effort and slows down the architecture exploration
loop. Furthermore it is hard to generate C compilers for architecture centric descriptions
because there is no formalism to describe the information relevant for the compiler: The
information is only implicitly contained in the model and – if possible – must be extracted
with complex algorithms. Additionally the speed of the generated simulators is typically
quite slow [128, 91]. Examples for architecture centric languages are MIMOLA [106], AIDL
[115], and COACH [13].
languages that cover both aspects: These type of ADLs are also referred to as mixed-level
machine description languages [68]. They try to combine the advantages of the instruction-
set centric and the architecture centric languages. A problem of some approaches of this
type is the size of the description. It takes quite long to create the processor model. Another
difficulty are redundancies within the language: If architectural aspects need to be described
several times – e.g. first for the code generator’s perspective and second for synthesis – the
developer has to verify the inner consistency of his processor model. FlexWare2 [131],
MDes [63], PEAS [86, 142], RADL [99], EXPRESSION [67], OSM [135], and LISA [73] are
representatives of the mixed-level ADL approach.
The nML [109] language was initially developed at the Technical University (TU) of Berlin. It
describes the processor’s instruction-set as an attributed grammar with extensions reflecting the
set of legal instructions. An instruction-set simulator called SIGH/SIM [2] and a code generator
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called CBC [56] can be generated from nML descriptions. A major limitation of nML is the lim-
ited architectural scope that does not support pipelined architectures.
At the IMEC [80] institute in Leuven the nML tool-suite was further developed to the CHESS
[101] code generator and the CHECKERS [164] instruction-set simulator. The tools now support
pipelined architectures and are commercially available from Target Compiler Technologies [152].
So far the retargeting of code generators for a class of DSPs and ASIPs could be demonstrated.
Beside the C compiler and the instruction-set simulator, a HDL generator is provided, too.
Other enhancements to the initial nML language were added at Cadence Inc. and the Indian In-
stitute of Technology. An interpretive and compiled instruction-set simulator, an assembler/dis-
assembler, and a code generator could be retargeted from a nML description [141]. To support
pipelined architectures and architectural concepts like branch prediction and hierarchical memo-
ries nML was extended to Sim-nML [161, 138].
Unfortunately the instruction-set simulator of this system is very slow and even with the exten-
sions of Sim-nML it is not possible to model architectures with explicit instruction level parallelism
(e.g. VLIW architectures).
ISDL [65] was developed at the Massachusetts Institute of Technology (MIT). The architectural
focus of ISDL is on “orthogonal” VLIW architectures. All deviations from this target (e.g. due
to resource conflicts) need to be specified in form of boolean rules in a constraints section. The
boolean expressions indicate if a certain instruction constellation is allowed or not. Especially
for DSP architectures this section is becoming unacceptably long and hard to read. Pipelined
architectures cannot be described at all. From ISDL descriptions a C compiler, an assembler, a
linker and a simulator can be generated, automatically [64]. The generation of synthesizable HDL
code has been reported, too [66]. Since ISDL models do not contain any structural information
the quality of the HDL code is however questionable.
Valen-C [83, 82] was developed at Kyushu University. It is an extension of the C programming
language to support fixed point data types and arithmetic. Valen-C programs are translated to
binary code by a retargetable compiler called Valen-CC. The compiler description comprises infor-
mation about the exact binary behavior (e.g. bitwidth) and the syntax of assembly instructions.
A simulator can also be retargeted using a different description. The two separate descriptions
require consistency verification. Furthermore the tools can only be retargeted to processors of
an extended RISC architecture class. Another limitation is the missing support for hardware
generation.
CSDL was developed at the University of Virginia. It is a set of machine description languages
used to retarget the code generators of the Zephyr [19] compiler system. The languages contained
in CSDL are SLED, λ-RTL, CCL, and PLUNGE. SLED (Specification Language for Encoding
and Decoding) [121] is used to retarget assembler, linker, and disassembler. It contains informa-
tion about the assembly syntax and the binary instruction coding. The register transfer behavior
of instructions is described in λ-RTL [120], while CCL [119] is responsible for describing the
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calling conventions of C function calls. The pipeline structure is specified using the PLUNGE
graphical notation. Similar to Valen-C the multitude of description languages introduces redun-
dant descriptions. A significant amount of development time is required to keep all descriptions
consistent.
An architecture description language that utilizes a hierarchical netlist to describe the target ma-
chine is MIMOLA [25]. The netlist contains information about the interconnections of functional
modules. There are two MIMOLA based compilers: The MSSQ [106] compiler is very flexible but
the quality of the generated code is sometimes insufficient. The RECORD [102] compiler pro-
duces better code but it is restricted to DSPs. Due to the hardware oriented modeling style it
is possible to use MIMOLA models for synthesis, instruction-set simulation, and test generation.
On the other hand the detailed models hinder quick modifications of the architecture as required
in the architecture exploration phase. Furthermore in its current state MIMOLA cannot directly
be used to model pipelined architectures.
The AIDL [115] language supports a description of the processor on several levels of abstraction.
This simplifies the exploration of different instruction-sets and architectural alternatives. At the
architecture and implementation level, designers can focus on the instruction-set and the control
of instructions. The processor architecture is abstracted from data-path structures and timing
relations. The interval temporal logic [116] is added to this information. Sequential and concurrent
behavior is modeled with so called stages that typically correspond to the stages of an instruction
pipeline. AIDL descriptions can automatically be translated into synthesizable VHDL code [114].
Unfortunately there is no support for retargeting code generators or instruction-set simulators.
Like Valen-C the COACH [13] system was developed at Kyushu University. It is used to design
ASIP architectures. The processor is described in the UDL/I [160] hardware description language
on a register-transfer (RT) level. Both a compiler and a cycle accurate simulator can be retargeted
from the UDL/I description. Furthermore UDL/I can also be used for synthesis. The major
drawback of the system is the slow simulation speed of the software simulator.
FlexWare2 [131, 132] is an enhancement of the FlexWare [134] system from SGS Thomson/Bell
Northern Research. It was developed by STMicroelectronics and provides support for generating a
CoSy [5] based compiler (FlexCC), an assembler, a linker, a simulator (FlexSim), and a debugger
(FlexGdb). The code generation tools are retargeted using the Instruction Description Language
(IDL) [133] in a database oriented approach. The code quality of the code produced by the
compiler is comparable to hand written assembly. However the processor description contains a
lot of redundancies. This means that the tool consistency problem mentioned in section 2.1 is only
partially solved and a significant verification effort remains. Furthermore the system is intended
for in-house use only and is not publicly available.
PICO [9] (Program In Chip Out) is an environment that automatically designs parallel comput-
ing systems for applications written in C. VHDL-descriptions for non-programmable processors
(systolic-array processors) as well as custom EPIC or VLIW processors can be generated. The
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code generator for VLIW processors is called Trimaran [159]. It uses the MDes [63] processor
description language to retarget a compiler, an assembler and a cycle-level simulator to a range
of VLIW architectures called HPL-PD. Since the PICO environment utilizes Trimaran’s Elcor
compiler backend its architectural scope for programmable architectures is limited to the small
HPL-PD processor class.
PEAS-III [86, 95] is an ASIP design project at Osaka University. It is a further development
of earlier work on the PEAS [144, 143] system. A software tool called ASIP Meister is provided
which can be used to model a processor in a graphical user interface. The specification can be used
to generate synthesizable HDL code and to retarget a CoSy [5] based C compiler [142], a simulator
and an assembler. Additionally ASIP Meister provides estimates on silicon area, maximum clock
cycle frequency, and power consumption. The environment is based on the Flexible Hardware
Model (FHM) library that stores behavioral, RTL, and gate level information for functional blocks
[87]. These blocks can be inserted into the processor pipeline by the user. Unfortunately the FHM
library is not user extensible, which limits the class of processors that can be modeled. It has been
reported that 56% of the DLX instruction-set and 71% of the MIPS R3000 instruction-set could be
modeled with ASIP Meister. The values for area, latency, and power consumption of the generated
processors were comparable to the ones resulting from handcrafted HDL models. Current research
of the PEAS project focuses on VLIW support, software profiling, and on extending the FHM
library.
The Rockwell Architecture Description Language (RADL) [30] is based on an early version of the
Language for Instruction-Set Architectures (LISA) [73]. RADL implements a concept for explicitly
describing the processor pipeline and hereby allows the generation of cycle accurate simulators.
The system has no support for retargeting compilers. Hardware synthesis is not supported, either.
An approach for addressing both the processor’s behavior and its structure was introduced by
the EXPRESSION [67, 62] environment from UC Irvine. The behavior is described in the form
of operations that are contained in the slots of ILP instructions. The operations are manually
mapped to generic compiler operations. Besides a specification of the architectural components
the structural description characterizes the pipeline, the data transfer paths and the memory
subsystem. Using this information a cycle-accurate structural simulator [3] and an optimizing ILP
compiler can be generated. It is currently not possible to generate HDL-models. Architectures
described so far include TI C6x and Motorola 56k DSPs. However experimental results on code
quality for these targets have not yet been published.
The Mescal [60] group as part of the Gigascale Research Center has proposed a so-called operation
state machine OSM [135] based modeling framework. The OSM separates the processor into
two interacting layers: an operation and timing layer on the one hand and a hardware layer that
describes the microarchitecture on the other hand. A StrongARM and a PowerPC-750 simulator
have been generated. It is stated that the provided information could also be used to generate
compilers but no results have been published, yet.
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There are also several systems that do not fit into the three categories:
BUILDABONG [153] from the University of Paderborn is an architecture exploration framework
aiming at ASIP optimization by architecture/compiler co-design. The target processor model is
an Abstract State Machine (ASM) which is derived from the XASM description language or from
a schematic entry tool. Besides the RTL model a simulator and a compiler can be generated.
However there is few information available concerning the simulation speed, the architectural
scope, and the code quality.
The UPFAST [129] system uses a microarchitecture description written in the Architecture
Description Language (ADL). A cycle level simulator, an assembler, and a disassembler can be
generated automatically. The generated simulator is less than two times slower than a handwritten
simulator.
Instead of generating a processor HDL-model and corresponding code generation tools from a
processor description or a processor template it is also possible to generate an ASIC hardware
model directly from the system specification. Adelante’s AR|T designer [8] (C based) and
Synopsys’ Behavioral Compiler [150] (behavioral VHDL based) are examples for this approach.
Disadvantages are the reduced flexibility of the hardware and a limited hardware efficiency.
Other existing approaches include MetaCore [171, 89], ASIA [79, 78, 77], EPIC [139], Partita
[37, 36], SAM [40], READ [94], ASPD [23], PRMDL [155], Satsuki [146], ISPS [32, 108], in
addition to the work of Bajot [22, 23], Engel [49] and Gschwind [110].

Chapter 3
The LISA Processor Design Platform
3.1 Field of Application
The LISA processor design platform LPDP [72, 73] is an environment that provides a consistent
design flow for system level-, processor architecture-, and software design. A commercial version
is available from CoWare Inc. [43]. The key component of the environment is the Language
for Instruction-Set Architectures (LISA) that describes the behavior, the structure, and the I/O
interfaces of a processor architecture in a hierarchical manner. The environment has been used
to describe a wide variety of architectures including ARM7 [10], C62x [156], C54x [156], MIPS32
4K [112], and to develop ASIPs like ICORE2 [151] (see chapter 5).
As illustrated in figure 3.1 the LPDP supports the developer in four major domains of the design
flow:
Architecture exploration: The LPDP implements the advanced architecture development loop
as depicted in figure 2.3. This means that all software tools and the hardware model are
generated from a common LISA processor description. This approach significantly reduces
the time for architecture exploration because all tools and models are consistent by con-
struction. The time is further reduced by supporting a graceful reduction of the LISA
model’s abstraction level from instruction accuracy to cycle accuracy: instruction models
are used in the first phase of the processor design to acquire profiling results. Such models
can quickly be modified because they do not describe the processor pipeline or resource
latencies. Each control step of the simulator executes a complete instruction. At the end
of this first exploration phase the instruction-set of the processor is defined. In the next
step the instruction-set model is refined to a cycle-true model. LISA provides formalisms
to manually describe pipelines with the corresponding pipeline control (stalls and flushes)
and the timing behavior of external peripherals (e.g. buses, caches, memories). Peripherals
can also be modeled on several levels of abstraction. For example, memories can be defined
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Figure 3.1: The LISA processor design platform (LPDP)
as a C type array on the simulation host or they can be modeled as the HDL model of a
complex cache hierarchy that is interfaced over an address bus. The consequences of design
decisions can seamlessly be monitored in the exploration phase by utilizing the profiling ca-
pabilities of the LISA simulator. If profiling is enabled the simulator automatically observes
the cumulative execution of instructions and LISA operations. It detects and counts loops,
it sums up read and write accesses on registers and it collects pipeline execution statistics
like the number of stalls and flushes. These profiling results of the cycle-true model lead to
a definition of the control path and the data path of the instruction-set architecture (ISA).
Architecture implementation: From this information the RTL model suitable for synthesis is
refined. Currently supported hardware description languages (HDLs) are VHDL, Verilog,
and SystemC. The control path and the instruction decoder of the hardware model can
be generated automatically from the LISA processor description. This also comprises the
pipeline and pipeline controller including complex interlocking mechanisms, forwarding, etc.
3.1. Field of Application 19
For the data path, hand-optimized HDL code has to be inserted manually into the generated
model. This approach has been chosen as the data path typically represents the critical part
of the architecture in terms of power consumption and speed (critical path).
Application software design: To cope with the requirements of functionality and speed in the
software design phase, the tools generated for this purpose are enhanced versions of the tools
generated during architecture exploration. The generated simulation tools are enhanced in
speed by applying the Just-In-Time Cache-Compiled Simulation (JIT-CCS) principle [124].
The main difference to interpretative simulation (which is also supported) is that the JIT
simulator does not decode the same instructions over and over again (e.g. if they are part
of a loop kernel): It caches decoded instructions and directly executes their precompiled
behavior. This technique enables software simulators that are faster by one to two orders of
magnitude compared to simulators currently provided by architecture vendors.
System integration and verification: Once the processor software simulator is available, it
must be integrated and verified in the context of the whole system (SoC), which can include
a mixture of different processors, memories, and interconnected components. In order to
support system integration and verification, the LPDP system integrator platform provides
a well-defined application programmer interface (API) to interconnect and co-simulate the
instruction-set simulator generated from the LISA specification with other simulators. The
API allows to control the simulator by stepping, running, and setting breakpoints in the
application code and by providing access to the processor resources. In [71] the integration
of several LISA models into the SystemC [157] environment is described. SystemC was used
to model the processor interconnections, external peripherals, memories, and buses on a
cycle-accurate level.
The LPDP provides an Integrated Design Environment (IDE) to support the manual creation
and configuration of the LISA model. As depicted in figure 3.2 from the IDE the so called LISA
processor compiler is parameterized and started. It parses the description and generates the tools
and models necessary for software design and architecture implementation:
• assembler
• disassembler
• linker
• simulator GUI including model debugger and profiler
• simulator core with API for HW/SW co-simulation
• HDL model of the processor’s control path
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Figure 3.2: The LISA compiler
3.2 The LISA Language
The following section outlines the structure of a LISA description as far as required to understand
the compiler generation techniques. An in-depth explanation of LISA and the related software
tools is given in [73].
A LISA processor description consists of two parts: The LISA operation tree and a resource
specification. The resource specification describes memories, caches, processor registers, signals,
and pipelines.
An example of a resource specification is given in figure 3.3. The example specifies a 2 MB
memory that is mapped into the address space of the processor at address 8000000 (hexadecimal).
C++ style declarations are possible in the resource section. E.g. the program counter (EPC)
which is of integer type or the general purpose register file (GPR) which is of the special TClocked
template type. TClocked resources changes their value not at the time of the assignment but at
the end of a simulator control step – similar to a register in a HDL. The processor has a pipeline
with the name pipe that comprises four stages (FE, ID, EX, and WB). All pipeline registers contain
the register components src1, src2, dst, ir and pc1.
In contrast to the resource section, the operation tree is a hierarchical specification of the processor
behavior and the instruction coding and syntax. An example of a single LISA operation is given
in figure 3.4.
The name of this operation is register_alu_instr and it is located in the ID stage (instruction
decode) of the pipeline pipe. The DECLARE section lists the sons of register_alu_instr in the
1in the RTL model the HDL generator instantiates only the required register components
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RESOURCE
{
MEMORY MAP { RANGE(0x08000000,0x08200000) −> pp32mem[(31..0)]; }
RAM u32 pp32mem {
SIZE(0x200000);
BLOCKSIZE(32,8);
FLAGS(R |W |X);
};
PROGRAM COUNTER int EPC;
TClocked<int> GPR[0..15];
PIPELINE pipe = { FE ; ID ; EX ; WB };
PIPELINE REGISTER IN pipe {
int src1;
int src2;
int dst;
int ir;
int pc;
...
};
...
}
Figure 3.3: Example of a LISA resource section
OPERATION register alu instr IN pipe.ID
{
DECLARE {
GROUP Opcode = { ADD | | SUB };
GROUP Rs1, Rs2, Rd = { gp reg };
}
CODING { Opcode Rs2 Rs1 Rd 0b0[10] }
SYNTAX { Opcode ˜" " Rd ˜" " Rs1 ˜" " Rs2 }
BEHAVIOR {
PIPELINE REGISTER(pipe,ID/EX).src1 = GP Regs[Rs1];
PIPELINE REGISTER(pipe,ID/EX).src2 = GP Regs[Rs2];
PIPELINE REGISTER(pipe,ID/EX).dst = Rd;
}
ACTIVATION { Opcode }
}
Figure 3.4: Example of a LISA operation
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operation tree. E.g. the son Opcode either refers to the LISA operations ADD or SUB which have
their own binary coding, syntax, and behavior elements.
As one can see the respective elements are referenced by the group declarator Opcode in the CODING
and SYNTAX section. The syntax of the BEHAVIOR section is an extended C syntax. The BEHAVIOR
section of register_alu_instr reads elements of the GP_Regs array resource, and writes the
contents into pipeline registers. This means that the general purpose register file is read in the
instruction decode stage.
The ACTIVATION section describes the subsequent control flow of the instruction “through” the
processor. The LISA operation referenced by Opcode is eventually located in a subsequent pipeline
stage, which means that it will be activated in a subsequent cycle. Thus, the ACTIVATION sections
create a chain of operations as depicted in figure 3.5.
Figure 3.5: Activation chains of LISA operations
The starting point of all activation chains is the special main operation. This operation is executed
in every control step of the simulator. This operation usually activates an operation that fetches
the next instruction(s) from memory, advances the pipeline, checks for interrupts, etc.
Beside the reset operation whose behavior is executed if a reset condition occurs the so called
coding root operation is another special case: This operation is marked with the special keyword
CODING AT. For example:
CODING AT (PIPELINE REGISTER(pipe,FE/ID).pc) {
PIPELINE REGISTER(pipe,FE/ID).ir == instruction
}
It decodes the instruction that was fetched from memory. In the example the binary repre-
sentation of this instruction is located in the instruction register (ir) of the pipeline register.
instruction is a GROUP declaration of the coding root operation.
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This means that all ambiguities in the declaration tree below the coding root operation are
removed. Or in other words: All GROUPs and all immediates have a defined value. In the example
of figure 3.5 the operation decode would be the coding root operation. For an addition-instruction
this operation would decide that the GROUP Opcode of the register_alu operation from figure
3.4 would reference the ADD operation. This also means that there can be no GROUP declaration
above the coding root operation in the declaration tree.
It is possible that the coding root operation contains several CODING AT keywords. This is
important for architectures where coding bits can have several meanings. A more detailed
explanation of this topic will be given in chapter 7.
3.3 Applicability for Compiler Generation
The LISA language was initially used to generate fast processor simulators [162]. In small steps
the language was extended later to allow the description of a wider range of architectures (e.g.
with instruction pipelines), to allow the generation of assembler and linker [75, 74], and to provide
interfaces for system integration [71].
All of these software modules require detailed information how instructions change the state of
the processor. In order to ensure highest flexibility, LISA permits specifying machine operation
behavior in the form of arbitrary ANSI C++ code. On the other hand, this feature makes it
difficult to extract compiler semantics from such “informal” models of instructions, which are
typically even distributed over different instruction pipeline stages. The compiler requires a
high-level model of the target machine in contrast to the detailed LISA model that in particular
must capture cycle and bit-true behavior of machine operations.
An example for this semantic gap is given in figure 3.6. The LDI operation shifts the 16-bit
immediate value Imm16 to the left by Off bits and moves the result and the index of the
destination register Rd into the pipeline register. The compiler generator would have to find
out that this operation can be used for two purposes: It can be used to move 16-bit unsigned
immediates into registers if Off=0 or it can be used to move 32-bit immediates into registers:
The immediate is first shifted to the right by 16-bit, then the LDI operation is used with Off=16,
then the lower 16 bit of the immediate are added to the result.
The analysis is significantly aggravated by the multitude of possible C++ code behavior
descriptions that have the same semantic meaning. In the example of figure 3.6 a cast to
unsigned short is used to extract the lowest 16 bit of the immediate operand. It is equally
possible to do this with a bitmask (Imm16 & 0xFFFF) or with subsequent shift operations
(Imm16 << 16 >> 16).
It is also extremely difficult to support the semantic analysis of C++ code containing pointer
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OPERATION LDI IN pipe.ID
{ ...
SYNTAX {
"LDI" Rd Off Imm16
}
BEHAVIOR {
unsigned result = (unsigned short) Imm16 << Off;
PIPELINE REGISTER(pipe,EX/WB).result = result;
PIPELINE REGISTER(pipe,EX/WB).destination = Rd;
}
...
}
Figure 3.6: C++ based behavior description of LISA models
arithmetic or object oriented concepts like virtual functions, templates, etc.
Other information like the latency of instructions is contained implicitly in the LISA model and
requires a detailed analysis of the LISA-OPERATION dataflow/controlflow. Only few informa-
tion that is explicit in the LISA model can directly be used in the compiler generator (e.g. the
specification of the processor registers).
Since it is desirable to sacrifice neither flexibility nor code quality to address these challenges, the
semi-automatic approach described in chapter 6 was chosen to produce a C compiler for a LISA
model.
Chapter 4
Retargetable Compilation
A compiler translates source code to assemby or object code for a target machine. A
retargetable compiler has multiple targets. Machine-specific compiler parts are isolated
in modules that are easily replaced to target different machines [29].
4.1 Compilation Phases
The phases of a typical compiler are depicted in figure 4.1. A detailed explanation of this figure
is beyond the scope of this thesis. In [1] the phases are described elaborately. Further in depth
explanations of the backend algorithms are given in [117, 15]. Note that the purpose of the figure
is to illustrate code generation concepts. Existing compilers may have additional phases or utilize
another calling sequence.
The source program (e.g. the C source code) is analyzed by the lexical scanner. It identifies
language keywords, identifiers, special characters, etc. The identified elements are passed as so
called tokens to the parser.
The parser uses a context free grammar to identify the language constructs of the program. e.g.
it can find out that an identifier token of the lexical analyzer is the variable name of a variable
declaration or the name of a function in a function call.
Each rule of the context free grammar can be associated with semantic actions. These actions
are executed if a grammar rule is applied. Those are used e.g. to maintain data structures like
the symbol table that stores declared variables.
Based on the gathered information a semantic analysis is conducted. In this step, the compiler
associates used variables with their declarations and performs type propagation in expressions.
In the translate phase, this information is used to construct an intermediate representation (IR)
of the source program. The IR is typically either a tree data structure similar to the one depicted
in figure 4.3 or so called three-address code. Three-address code is a sequence of tuples, low-level
statements where each statement may contain (at most) three addresses, two for the operands
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Figure 4.1: Typical phases of a compiler
and one for the result.
To improve the cycle count and code size performance of the generated assembly code, many
compilers utilize a sequence of optimization phases. Typical standard optimizations are detailed
in [12].
Most optimizations and also the compiler backend rely on control flow and dataflow information.
The control flow analysis phase constructs a so called control flow graph (CFG). Its nodes are
usually basic blocks. A basic block is a sequence of linear control flow. This means that it does
not contain any control flow statements i.e. (un)conditional branches. The edges of the CFG
indicate potential control flow between the basic blocks.
The dataflow analysis constructs a dataflow graph (DFG) that indicates which instructions
read/write common resources.
In the instruction selection phase one or more assembly instructions are assigned to one ore more
nodes of the IR. The register usage of the instructions or their sequence is not yet specified.
The scheduler decides in which sequence the instructions selected by the instruction selector
are executed. Since the register utilization of the instructions is not yet known this is only a
preliminary result.
Based on a live range analysis [125] of the variables the register allocator can construct an
interference graph. This graph indicates which values are concurrently alive. If two values are
alive at the same time it is not possible to use a single register for both values. Typically a so
called graph coloring technique [33, 34] is used to find out which variables are stored in which
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register of the processor. It also takes care of spilling: If in a certain point of time more values
need to be alive than registers are available it temporarily moves registers into memory.
After register allocation the final instruction schedule can be determined. If applicable a code
compactor is used to decide which instructions are executed in parallel.
Hereafter the compiler has decided which instructions are used in the assembly program, it
knows their sequence, and it knows which registers they will use. The emit phase dumps out this
information in form of an assembly text file.
This text file is read by an assembler that converts it to relocatable object code (i.e. the absolute
values for addresses are not yet defined).
The linker assigns absolute addresses to program code and variables and sets up the format of
the final executable.
4.2 Compiler Frontend
Modularization does not only apply to the target language. It is also possible to have several
frontend modules for different source languages. These modules are not dependent on the target
processor which means that an existing language frontend can be used for all target machines.
Object oriented (OO) high level languages (HLL) like C++ [21], C# [58], or Java [88] can be
used to encapsule functionality and data in program modules. Most of them allow information
refinement through inheritance and generalization through templates. These techniques allow
the versatile reuse of existing algorithms. In combination with algorithm libraries like the C++
standard template library (STL) [122] they significantly reduce design and verification time.
Unfortunately the advantages of these languages have to be traded against an increased size
and cycle count penalty of the code generated by today’s OO language compilers. This directly
affects the performance of the application and its requirements with respect to energy and
memory consumption. Since these parameters are crucial for embedded systems, imperative
languages – most notably ANSI C [93] – dominate the embedded processor HLL design entry for
implementation. For the same reason programs written in a functional language like Matlab or
Mathematica are usually converted to C if the algorithms are to be implemented.
Another reason for the popularity of C is the low-level programming style that offers detailed
control over the processor and its peripherals: For most language constructs the mapping
to assembly code is straight forward. On the other hand C offers enough built-in features
to make programming practical. The C programmer has unmonitored access and complete
control over memory allocation and usage which allows for efficient programs. Further-
more many application programs, OS kernels, networking stacks and interpreters are written in
C. By supporting a C level design entry the interfacing and the reuse of such software is simplified.
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4.3 Compiler Backend
A retargetable compiler allows for tailoring the architecture-specific phases to other processor
architectures. The structure of a retargetable compiler is depicted in figure 4.2.
Figure 4.2: Typical structure of a retargetable compiler
The HLL frontend is the source language specific part of the compiler. For each supported language
it comprises all phases up to the IR tree production. Retargetable compilers can contain a rich
set of optimization engines that modify the IR. CFG, DFG, and other data structures (e.g. a so
called dominator tree) need to be constructed several times because IR optimizations can make
these graphs invalid. The potentially configurable sequence of optimization engines modifies the
IR to achieve better code quality and to prepare the IR for the backend phases of the compiler.
A very common set of optimization techniques is described in [12].
The architecture-specific backend consists of instruction selector, scheduler, register allocator,
and code emitter. Many compilers come with several backends to produce code for more than
one target architecture. Other environments also utilize additional tools to (semi)automatically
generate the compiler backend from a proprietary compiler backend description. Assembler and
linker are usually stand-alone tools that are called by the compiler. Retargeting assembler and
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linker is not in the focus of this work. The architecture-specific backend components need to be
modified to address new processor architectures.
4.3.1 Instruction Selection
The input of the instruction selector is an intermediate representation of the source program. An
example of a syntax tree based IR data structure is given in figure 4.3.
Figure 4.3: Labeled IR tree for the expression i=c+4
The rectangles represent IR nodes that were generated in the translate phase. The task of the
instruction selector is to associate suitable assembly instructions with the nodes of the IR tree.
A very flexible solution for this task is based on the tree pattern matching technique: Tree
pattern matching is a dynamic-programming algorithm. This means that the optimum solution
for a problem is based on the optimum solutions of subproblems that can be found more
easily. The subproblem of the tree pattern matching algorithm is finding one ore more assembly
instructions for tilings of IR subtrees. Such tree-patterns map one or more assembly instructions
to a contiguous set of one or more IR nodes. They are illustrated in figure 4.3 by the gray boxes.
Each of the patterns has an associated cost that represents the computational effort of the
pattern’s assembly instructions. The optimum solution of the dynamic-programming algorithm
is found if all IR nodes are covered by tree-patterns and the sum of the pattern costs is minimal.
To ease the creation of new compiler backends, retargetable compiler environments utilize tree
pattern matcher generators. Examples for such tools are BEG [48], twig [11], burg [54], iburg
[52], lburg (instruction selector of the lcc [29] compiler), and OLIVE (instruction selector of the
SPAM [147] compiler).
The input of the generator is a context-free tree grammar as depicted in table 4.1. A context-free
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Rule Nr. Nonterminal Production Instruction(s) Cost
1 stmt → ASGN(ADDR,reg) ST src0, src1 1
2 reg → PLUS(reg,reg) ADD dst, src0, src1 1
3 reg → PLUS(reg,imm) ADDI dst, src0, src1 1
4 reg → INDIR(ADDR) LD dst, src0 1
5 imm → CONST src0 0
6 reg → imm LDI dst, src0 1
Table 4.1: Example tree grammar
grammar is defined as a tuple G = (VN , VT , P, S) with VT ∩VN = ∅ [169]. VT is the alphabet of all
terminal symbols (i.e. the set of all IR nodes). VN is the set of so called nonterminal symbols. For
tree grammars each VN is associated with a production P ⊆ VN × trees(VN , VT )1. trees(VN , VT )
is the set of all trees whose leaf nodes are in VN ∪ VT and all other nodes are in VT . S ∈ VN is the
start symbol. For a valid cover S must be the result of the production that covers the root of the
IR tree.
In the context of the instruction selector the nonterminals represent ways how information can
be transferred either between instructions or inside of instructions. They are used to represent
common properties of rules and factorize the tree grammar. A typical grammar for an instruction
selector contains three types of nonterminals:
register: Nonterminals of this type instruct the register allocator to assign a register name to
the nonterminal later on in the register allocation phase. Some compiler environments also
require a set of register names that are allowed for a specific nonterminal.
addressing mode: This nonterminal type is used to represent common subexpressions of as-
sembly instructions. In contrast to all other kinds of nonterminals, addressing mode non-
terminals do not represent an entire instruction. They usually have an associated set of
attributes. For example a nonterminal for a register-offset addressing mode will contain a
reference to a register and an immediate value. Addressing mode nonterminals are also used
to pass immediate values between the patterns.
statements: Similar to the register nonterminal, statements refer to one or more complete as-
sembly instructions. This information is relevant for the instruction scheduler because these
nonterminals mark schedulable blocks. Compared to the register type statement nontermi-
nals do not require the allocation of a register. Those are typically used for instructions
accessing the data memory.
The generated tree pattern matchers traverse the IR tree twice: In the first pass the IR nodes
are labeled with applicable grammar rules with accumulated costs to the IR nodes. The result of
1written as “A → α′′, A ∈ VN , α ∈ trees(VN , VT )
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this pass is depicted in figure 4.3. If for any node two rules are applicable that produce the same
nonterminal, only the cheaper one is annotated (the PLUS node is covered by rules 2 and 3). As a
result of this pass, the rule that produces the start nonterminal is known. In a second top-down
pass, the pattern matcher can recursively decide which nonterminals/rules are used to cover the
whole IR tree.
Note that the complexity of this algorithm grows linear with the number of tree nodes. For
nonorthogonal architectures directed acyclic graph (DAG) based instruction selectors can be used
to produce better code. Unfortunately DAG based instruction selection is an NP-hard problem
and therefore too computation time intensive.
4.3.2 Register Allocation
Most processor architectures comprise one or more register files. Such register files comprise a
set of uniform registers that serve as inputs or outputs for processor operations. Since it is very
inefficient to transfer immediate data to/from memory after each operation, these registers are
also used to store temporary values. Unfortunately the number of available registers is limited.
Therefore a register allocator is needed that decides which local variables are stored in which
registers. Consequently register allocation is a dispensable code-improving transformation that
eliminates memory references and/or memory operations.
The mapping of local variables to registers is usually considered as a graph coloring problem
[33, 34] that can be solved with an interference graph [1]: Each node of this graph represents
a temporary value. Each edge indicates a pair of temporaries that cannot be assigned to the
same register. This can happen if there is a point in the program where both temporaries must
be stored in the register at the same time. Register allocation typically comprises the following
phases:
Build: In this phase a live range analysis [125] is used to construct the interference graph. Figure
4.4 illustrates an example program with annotated define-use chains. The arrows in this
figure illustrate the live range of the temporary values. If two arrows overlap at any point
of the program, an edge (m,n) is inserted between the corresponding temporaries m and n
in the interference graph. The result of the build phase is depicted in figure 4.5.
Simplify: If the processor’s register file size is K the next step is trying to K-color the interference
graph. Each color represents a single physical register. Coloring means that a color i from
a set of K colors is assigned to each node m of the interference graph with the constraint
that all other nodes n that are connected to m have colors other than i.
A simple observation motivates a heuristic to (not necessarily optimally) solve this NP-
complete problem: If the interference graph G contains a node m with degree d (i.e. with
d connected nodes) with d < K and it is possible to K-color G′ = G −m then G can be
K-colored, too. This can easily be proven because m has at most K − 1 connected nodes
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that occupy at most K − 1 colors. Consequently at least one color is free for m. This
approach leads to a step-by-step reduction of the interference graph. Each node that is
removed reduces the degree of other nodes and is pushed on a stack as depicted in figure
4.5.
Spill: If G contains only nodes of significant degree (i.e. degree ≥ K) the heuristic fails. In this
case a node o is marked for potential spilling (ps), pushed on the stack, and removed from
G. Spilling means that the value of o is represented in memory instead of a register. It
therefore does not interfere with any register but requires several memory accesses. Note
that a significant degree does not necessarily mean that the node must be spilled: It is
possible that several connected nodes of o share the same color and therefore another color
remains available for o.
Select: After all nodes have been removed from G and pushed on the stack, G is reconstructed
by repeatedly adding a node from the top of the stack and assigning a free color to it. If
no color is available for a node marked as potential spill the node becomes an actual spill.
This means the node’s value will definitely be represented in memory. No color is assigned
in this case and the select phase continues.
Figure 4.4: Live range analysis
Register allocation can be enhanced by a coalescing phase. Coalescing is used to eliminate
redundant register move instructions: If the source node m and the destination node n of the
move are not connected by an edge in the interference graph the move can be eliminated: The
two nodes m and n are replaced by a new node o. All nodes that were connected to m or n, are
now connected to o.
Most probably the degree of o is higher than the degrees of m or n. Therefore aggressive
coalescing can create actual spill nodes in the interference graph that lead to suboptimal code.
An introduction into conservative coalescing techniques that make sure no actual spill nodes are
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Figure 4.5: Interference graph
created is beyond the scope of this thesis. A detailed explanation is given in [28, 59].
The code depicted in figure 4.4 is the straight-line code of a basic block – i.e. it does not contain
any control flow. Register allocators that operate on basic block basis are called local register
allocators. In contrast the more complex global register allocators typically operate on the scope
of procedures. This approach allows a better cost analysis of the variable to register mapping:
It is possible to analyze execution frequencies of loop bodies and live ranges over basic blocks.
Calling conventions can be taken into account, too. A priority based coloring approach [39] can
be used to assign a cost function to the global allocation and to handle spilling gracefully.
4.3.3 Scheduling and Code Compaction
The result of the instruction selection phase is the set of assembly instructions that constitute
the compiler output. The scheduler decides in which sequence these instructions are issued.
Furthermore many processor architectures have the capability of issuing several instructions in a
single cycle. To produce efficient code for such instruction level parallelism (ILP) architectures,
the scheduler must be able to find instructions that can be issued in parallel. The technique for
scheduling instructions in parallel is called code compaction.
There are two principal impediments to achieve the goal of a valid instruction schedule [15]:
Data hazards: data dependencies force a minimum temporal distance between two instructions.
Those are directly related to the temporal I/O behavior of instructions. Three types of data
hazards can be distinguished [90]:
True dependence: A first instruction writes a value to a resource (e.g. a register) that
is to be read by the second instruction. For the read operation to follow the write
operation the scheduler must take into account that the first instruction might need
several clock cycles until the value is written. Typical examples for such instructions
are multiply/divide operations or loads from memory. True dependencies are also called
read after write (RAW) dependencies.
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False dependence: The first instruction writes to a resource that is also written by the sec-
ond instruction. After executing both instructions the resource shall contain the value
of the second instruction. Those are also called write after write (WAW) dependencies.
Anti dependence: If the first instruction wants to read a value from a resource before it is
written by a second instruction, then this is called an anti dependence or write after read
(WAR) dependence. For processors that do not have interlocking hardware the anti
dependencies are usually negative because the write operation of the first instruction
happens in a late pipeline stage whereas the read operation of the second instruction
happens in an early stage.
Structural hazards: Structural hazards result from instructions that utilize exclusive processor
resources. If two instructions require the same resource, these two instructions are mutually
exclusive and must be serialized. Typical examples of structural hazards are the issue slots
available on a processor architecture: It is never possible to issue more instructions in a
cycle than the number of available slots.
To schedule a basic block a scheduling graph G is constructed. G = (N,E) is a dependence graph
annotated with additional information: The nodes n ∈ N of G are instructions. allocations(n)
are the resources allocated by instruction n ∈ N . The edges e = (n1, n2) ∈ E represent instruction
pairs with a data dependency. weight(e), e = (n1, n2) ∈ E represents the minimum delay between
the instructions n1 and n2.
A schedule S : n → c is a mapping function that assigns a clock cycle c ∈ N0 to each instruction
n ∈ N . An instruction schedule S is correct if the following conditions are met:
1. cycle(n1) + weight(e) ≤ cycle(n2) ∀ e = (n1, n2) ∈ E
2. allocations(n1) ∩ allocations(n2) = ∅ ∀ n1, n2 ∈ N
The first condition ensures that no data dependencies are violated. The second condition is used
to avoid structural hazards.
Equation 4.1 defines the length L(S) of the schedule S. I is the set of all processor instructions.
L(S) = max(S(n) + max(weight(n,m))) ∀ n ∈ N,m ∈ I (4.1)
The second addend in this equation represents the conservative calculation of the instruction
latency of n. A schedule So is optimal if L(So) ≤ L(S) for all other correct schedules S. An
assembly program with an optimal schedule takes the least possible execution time. Unfortu-
nately the calculation of So is an NP-complete problem. To reduce compilation time, heuristic
algorithms are used.
A very common approach is list scheduling. A list scheduler has a worst-case running time of
O(n2). Practically it solves the scheduling problem in linear time. Nevertheless especially for
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RISC architectures the achieved execution speed of the generated assembly program is very close
to the optimum schedule [117].
A list scheduler takes a dependence DAG representing a basic block as depicted in figure 4.6 as
input. It selects one or more of the nodes that have no predecessor (the so-called ready set) to be
Figure 4.6: Instruction dependency for which listBT gives suboptimal results
scheduled into a cycle determined by a current_cycle variable. The scheduled nodes are removed
from the DAG, the current_cycle is potentially incremented and the loop starts again. In the
example of figure 4.6, current_cycle is initialized to 0 and the list scheduler would schedule
instruction 1 which is the only ready node (i.e. it has no predecessor) into that cycle. The node
is removed from the DAG and instruction 2 becomes ready. If we assume that the underlying
architecture has only a single issue slot, it is not possible to schedule any other instruction into
current_cycle (which is still 0). Due to this resource conflict, current_cycle is incremented.
Since no latency constraint is violated, instruction 2 is scheduled into cycle 1. After another
scheduling loop, instruction 3 is scheduled into cycle 2. The resulting instruction sequence is 1-2-3.
List scheduling produces good results if the basic block contains a lot of instructions. Unfortu-
nately especially loop bodies often contain only few instructions that are executed very often. One
solution for this problem is to unroll the loop to a certain degree. This has the disadvantage that
the code size is increased.
Better results can be achieved if the scheduler is able to schedule across basic block boundaries.
Trace Scheduling [51] is a technique that analyzes the control flow between basic blocks. Based on
estimations or profiling feedback it analyzes the most frequently used control paths. The sequence
of the instructions that are part of the path are called trace. A standard basic block scheduling
technique is used to schedule the instructions in the trace. Compensation code is added at each
entry to and exit from the trace. This usually means that code fragments are copied across control
flow boundaries to compensate for out-of-order execution effects. Loop bodies are usually unrolled
several times before being scheduled.
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Another scheduling technique that is very effective for scheduling loops on ILP architectures is
software pipelining [100]. The concept of this technique is to execute different instructions from
several loop iterations in parallel. If for example a loop body consists of three instructions a, b,
and c that need to be executed in sequence it might be possible to execute the instructions as
depicted in figure 4.7. The indices indicate the loop iteration. Note that in this example there
must be three or more loop iterations to create a valid software pipelined loop (i ≥ 3).
Figure 4.7: A software pipelined loop
The prologue and the epilogue sections contain instructions of linear control flow that are required
to set up and to terminate the loop kernel. The kernel is executed multiple times and can be
spread over several clock cycles.
It was demonstrated in [42] that software pipelining can improve the execution speed of the
generated assembly program by factors. Unfortunately the implementation effort of software
pipelining is quite high because many potential constraints need to be analyzed before a loop can
be software pipelined (e.g. loop carried dependencies, memory aliasing, loop iteration variable,
minimum loop count).
4.3.4 Code Emitter
The code emitter is the last phase of the compiler backend. It prints out the result of the
preceding phases in form of the assembly program. At emission time the scheduler/code compactor
has determined clock cycles for all assembly instructions that were used to cover the IR tree.
Furthermore the register allocator has completed missing assembly syntax information by assigning
registers to the instructions. The code emitter uses the clock cycle information to build up an
emission table. The rows of this table represent subsequent clock cycles and contain all instructions
that need to be dumped.
After constructing the table the instructions are dumped row by row. Empty rows are replaced
by NOP (no operation) instructions.
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4.4 Compiler Environments
The goal of this work was to retarget a C compiler from a LISA processor description. It takes
several man-years to development of a sophisticated code generator from scratch. Therefore an
existing retargetable compiler environment needed to be integrated with the LISA tool chain.
Most of the candidates listed below have a formalized input specification that provides direct
access to the code generation techniques. The environments outlined in section 2.2 focus on
system design, architecture exploration, or architecture synthesis. Their ADLs are used to
retarget several software tools and the hardware model. To avoid redundant descriptions and
hereby reduce the verification effort, those do not provide access to the compiler internals. Those
are therefore not suited for being retargeted from LISA models.
A detailed overview of all existing retargetable compiler environments is beyond the scope of this
work. A comprehensive introduction into retargetable code generators is given in [107].
Compiler environments can be classified with respect to their retargetability and their target
processor class. Depending on the amount of work required to accommodate the new target
processor several degrees of compiler retargetability are distinguished:
Portable: For retargeting some of the compiler source code can be kept, but large parts needs
to be newly written.
Developer retargetable: A compiler developer or a very experienced user can retarget the
compiler with limited effort.
User retargetable: A user without in-depth compiler knowledge can change the target archi-
tecture of the compiler.
Parameterizable: The compiler source code is fixed. It is however possible to adjust several
code generation related parameters.
Several compiler environments are specialized in a certain processor classes. Typical classes in-
clude:
General Purpose Processors (GPPs): GPPs are designed for a variety of computation tasks.
They are mainly used in desktop PCs, notebooks and workstations. Since the NRE is
spread over a large number of units, an extensive effort in architecture optimization becomes
acceptable. As a result GPPs are highly flexible and yield good performance. Unfortunately
this processors are also very power hungry, which makes them unusable for many mobile
and automotive applications. Examples of this architecture class are x86 [84], MIPS [112],
Sparc [148], and Alpha [137].
Digital Signal Processors (DSPs): DSPs are special-purpose microprocessors designed to
handle signal-processing applications very quickly. DSPs are mainly used in several classes
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of computer hardware (e.g. sound cards or modems) and in devices that handle audio and
video (de)compression in real time. Typical DSP examples are C54x [156] and ADSP 2101
[17].
Microcontrollers (µCs): A microcontroller is a highly integrated chip which includes, on one
chip, all or most of the parts needed to control a process or aspect of the environment.
Typical components of microcontrollers are:
• CPU (central processing unit)
• RAM (Random Access Memory)
• EPROM/PROM/ROM (Erasable Programmable Read Only Memory)
• I/O (input/output) - serial and parallel
• timers
• interrupt controller
Examples of this architecture class include ARM [10] and 8051 [84].
VLIW architectures: VLIW (very long instruction word) describes a computer processing ar-
chitecture in which a language compiler or pre-processor breaks program instructions down
into basic operations that can be performed by the processor in parallel (i.e. at the same
time). These operations are put into a very long instruction word which the processor can
then take apart without further analysis, handing each operation to an appropriate func-
tional unit.
The main advantage of VLIW processors is that complexity is moved from the hardware
to the software (i.e. the code generator), which means that the hardware can be smaller,
cheaper, and requires less power to operate. Examples for VLIW processors are Itanium
[84], ST200 [76], and Nexperia [96].
Network processors (NPUs): The development of NPUs is mainly driven by the emerging
service-based Internet infrastructure that demands for fast and flexible packet storing, pro-
cessing, and forwarding. Additionally the increasing network application complexity requires
quality of service control and traffic management. This is another application domain of
NPUs.
The NPU architecture is designed to minimize or hide memory latencies, to allow parallel
packet processing, and to compensate for variability of traffic arrival patterns and workload.
Examples of this architecture class are IXP2850 [84], PowerNP [85], and PP32 [123].
Application specific instruction-set processors (ASIPs): Most DSPs and NPUs are do-
main specific processors. This means that a fixed processor architecture is sold to customers
that is suitable for a domain of applications. In contrast, ASIPs are typically more tailored
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to a specific application. This approach provides a better tradeoff between flexibility, per-
formance, and power efficiency. An example for an ASIP is the ICORE2 [151] architecture.
4.4.1 GCC
The GNU compiler collection (GCC) [55] is one of the most popular developer retargetable com-
pilers for GPPs. It is mostly used as system compiler in Unix/Linux operating systems, but may
also operate as cross-compiler for DSPs or microcontroller architectures. The native compiler
can be configured to produce code for more than 37 different processor families including i386,
Itanium, Alpha, SPARC, MIPS, and ARM.
There are language frontends for C, C++, Objective C, Fortran, Java, ADA, Pascal, Cobol, and
Chill. GCC comes with comprehensive support software, e.g. runtime and standard libraries,
debug support, regression testsuite. The GCC manual [140] states:
The main goal of GCC was to make a good, fast compiler for machines in the class that
the GNU system aims to run on: 32-bit machines that address 8-bit bytes and have
several general registers. Elegance, theoretical power and simplicity are only secondary.
GCC gets most of the information about the target machine from a machine description
which gives an algebraic formula for each of the machine’s instructions. This is a very
clean way to describe the target. But when the compiler needs information that is
difficult to express in this fashion, I have not hesitated to define an ad-hoc parameter
to the machine description. The purpose of portability is to reduce the total work
needed on the compiler; it was not of interest for its own sake.
LISA is mainly used to design ASIPs. Unfortunately many of these processors are not 32-bit
machines, do not allow addressing of bytes, or do not have a register file. Thus a significant
change of the GCC source code would be necessary. Retargeting GCC to a new architectures does
not only mean creating a machine description file, but also writing a lot of C support routines.
This informal approach is not suitable for automatically retargeting a compiler from a LISA model.
The support for irregular architectures is further aggravated because the sequence of compilation
phases is relatively fixed and there is few modularization that allows the inclusion of additional
compilation techniques.
4.4.2 SUIF2/Machine SUIF
The SUIF2 compiler [149] was developed at Stanford University and has been used in numerous
research projects. It is one of the key components of the U.S. National Compiler Infrastructure
project. It contains an optimizing C/C++ frontend, and a rich set of IR optimizations. These
optimizations operate on two levels of IR abstractions: high-SUIF and low-SUIF. The later incor-
porates assembly semantics whereas high-SUIF still contains data and control flow information of
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the input program. The research focus is on IR transformations and support for parallelization.
A retargetable backend for SUIF called Machine SUIF [70] was developed at Harvard University.
The system comprises a rich set of partially target specific optimizations and supports code gen-
eration for MIPS, Alpha, x86, and ANSI C.
Unfortunately, automatically retargeting Machine SUIF to irregular architectures like DSPs or
ASIPs from LISA models would require significant changes to the system.
4.4.3 SPAM
SUIF has been used as a frontend in the SPAM compiler [147]. SPAM’s retargetable backend
library called TWIF contains several code generation techniques that support typical DSP
concepts like dual memory banks, nonorthogonal register files, and address generation units. An
explanation of these algorithms is given in [104, 57, 38]. The system has successfully been used
to generate code for two standard DSPs (TI C25 and Motorola 56k) and a custom DSP from
Fujitsu.
Unfortunately the SPAM compiler is only developer retargetable. TWIF is not based on a
uniform processor description, that is used to generate the compiler. Instead it offers a suite of
retargetable code generation and optimization modules, from which the compiler developer can
select the required ones and adapt their source code to the new target.
4.4.4 LCC
LCC [29] stands for little C compiler which is a pretty good characterization (less than 20,000 lines
of source code). LCC is easy to survey and comes with a detailed documentation. It comprises
a C language frontend and backends for several GPP architectures (including Alpha, SPARC,
MIPS, and i386). The backend utilizes a tree pattern matcher as code selector that is generated
from a tree grammar by the lburg [53] tool.
It is quite simple to retarget LCC to a new RISC architecture: Code selector and local register
allocator are generated from a single machine description file that incorporates the tree grammar
and C functions for all aspects that cannot be addressed by the instruction selector (e.g. function
prologue/epilogue, struct copy, argument passing). A scheduler is not contained in the environ-
ment. It neither comprises any optimization techniques.
LCC therefore marks a lower bound on code quality. It was compared to the CoSy system in the
benchmarking results of this thesis to illustrate the impact of optimization engines on the code
quality.
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4.4.5 LANCE
The LANCE system [103] comprises an ANSI C frontend and a set of IR optimizations similar
to the SUIF system. Another similarity with SUIF is the C++ based IR that can be exported
in form of a low-level C source file. The file representation is also used to pass the IR between
optimization phases. For a compiler designer this approach increases visibility and reduces the
verification effort. A disadvantage is the reduced compilation speed.
LANCE is not as easily retargetable as GCC or LCC, since it does not include any backend gen-
erator tools. However the system provides a backend interface that allows linking of handcrafted
target-specific code generators. The LANCE compiler was successfully ported to the Thumb
RISC instruction-set of the ARM7 microcontroller [130], to Infineon’s PP16 and PP32 network
processors [165], and to Systemonic’s HiperSonic DSP.
4.4.6 IMPACT
The IMPACT compiler [35, 31] comprises an EDG [46] based optimizing C frontend. The research
focus of the IMPACT Group is on code generation for processors with instruction-level parallelism
(ILP). Beside the typical “Dragon Book” [12] optimizations, IMPACT supports techniques like
superblock [69] and hyperblock [44] formation, as well as predicated execution [111]. The com-
pilation phases operate on three different IR levels called Hcode, Lcode, and Mcode. Hcode still
incorporates high-level language constructs, whereas Lcode has the semantics of assembly code. In
contrast to Lcode, the Mcode IR is machine dependent. It comprises machine-specific information
like delay slots of instructions.
Although IMPACT is more a C frontend with optimization engines, it has been used to produce
code for processors like MIPS R2000/3000, Sparc, x86, and i860. Unfortunately it does not provide
a dedicated retargeting formalism like in GCC or LCC.
4.4.7 Trimaran
Trimaran [159] is a collaboration effort of the Compiler and Architecture Research Program (CAR)
of HP Labs, the IMPACT Group at the University of Illinois, and the Center for Research on
Embedded Systems and Technology (CREST) at the Georgia Institute of Technology.
Trimaran uses the IMPACT compiler as an optimizing C frontend and similarly focuses on ILP
code generation techniques. Using the ELCOR backend that was developed by the CAR group
the compiler can be retargeted to a class of processors called HPL-PD. The backend can be
configured either with a graphical user interface or with a complex database oriented language
called MDES. Architecture parameters that can be modified include the number of registers,
instruction latencies, number and types of functional units, and instruction word length.
The HPL-PD processor class does not include ASIPs or DSPs. Without major changes the
Trimaran system is therefore not suitable for C compiler generation from LISA models.
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4.4.8 CoSy
The CoSy [5] compiler development system is a user retargetable environment. Using CoSy a
compiler designer can retarget HLL-compilers for a broad range of architectures in a flexible and
modular manner. CoSy is available with HLL frontends for C, C++, an extension to ANSI-C
called DSP-C that introduces fixed point data types and arithmetic, Java, Fortran 95, and more.
In addition to the sources for standard libraries, a regression test suite called SuperTest is included
in the environment.
Figure 4.8: The CoSy environment
Figure 4.8 illustrates the modular concept of CoSy. All components of the system are build
around an extensible intermediate representation (IR) data structure. For each compiler engine
there is a Structure Description Language (SDL) specification. It describes the IR data structures,
the specific engine is going to read or write. For example the SDL specification of the frontend
engine contains all IR nodes it may instantiate. Optimization engines can add additional
members to these nodes in their SDL files to store information for the backend. The backend
engines in turn usually add additional IR nodes forming an exit IR. At compiler generation
time all SDL specifications are merged to a comprehensive IR description. This description is
used to automatically generate all IR node data structures and the corresponding access functions.
CoSy provides a rich set of optimization and restructuring engines that include the typical
dragon book [12] optimizations like copy/constant propagation, code motion, loop unrolling,
fusion, but also more sophisticated techniques required for implementing software pipelining,
zero overhead loops, etc. A typical compilation run consists of several dozens of engine
calls. There is a dedicated Engine Description Language (EDL) that describes the dynamic
calling sequence and calling parameters of the built-in or handwritten CoSy engines. Besides
a global EDL specification the EDL files are distributed over the engines. In EDL it is pos-
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sible to evaluate conditions in the compilation run and implement conditional engine calls or loops.
For retargeting a compiler the most important component of the CoSy environment is the Backend
Generator BEG. The tool takes Code Generator Description (CGD) files as input and generates
most of the compiler backend source code. Generated components are a tree pattern matcher based
code selector, a scheduler that can also be used as a code compactor after register allocation, a
global register allocator, and a code emitter. CGD permits specifying lowering rules that modify
IR patterns before the pattern matcher starts its work. For complex restructuring it is possible
to write lowering engines manually. The compiler environment is additionally parameterized by
a so called Target Description File (TDF) that specifies sizes and alignments of data types. Due
to the flexibility of the system and its formalized backend description, CoSy was chosen to be the
primary target for retargeting C compilers from LISA processor descriptions.
4.4.9 Related Code Generation Techniques
The CoSy backend generator (BEG) utilizes a reservation table description to build the
instruction scheduler. Together with instruction latency tables BEG is able to generate a
scheduler finite-state machine (FSM). Each state of the FSM represents a constellation of
scheduled instructions. Thus the addition of an instruction to a combination of already scheduled
instruction represents a new state. The addition is legal if there is a state transition in the FSM
between the old and the new state. This technique was first described in [24, 118]. It is more
space and time efficient than the conventional resource table based scheduling approach. In the
later, each instruction is associated with a resource vector. To schedule the instruction all vector
components need to be checked for conflicts with already allocated resources. The FSM approach
precomputes these decisions.
The scheduler generator described in this thesis utilizes so called virtual resources. These resources
are exclusively allocated by instructions but have no direct representation in the hardware.
Their purpose is to allocate entries in the reservation table and hereby allow or disallow the
parallel scheduling of instructions. A similar technique for scheduler generation is presented in
[47]. The paper addresses the problem that many VLIW architectures have constraints on which
instructions are allowed in which issue slot. A methodology is proposed that formulates these
limitations in form of reservation tables that can directly be used by the compiler’s scheduler.
The limitation of this approach is that architectures where instructions occupy multiple issue slots
cannot be addressed. Furthermore the technique is not based on an architecture description lan-
guage. It is therefore not easily retargetable. It also does not use the more efficient FSM approach.
In contrast the scheduler generator described in this thesis does support architectures with
arbitrary compositions of the instruction word. This includes VLIW processors with instructions
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allocating several issue slots. The technique is not bound to a specific ADL although it was
proven to be easily retargetable from LISA descriptions. Furthermore the more efficient FSM
based scheduling algorithm can be used.
Another retargetable compiler environment that focuses on effectively retargeting an instruction
scheduler is Marion [27]. A machine description language called Maril is used to retarget the
compiler. To improve the quality of the generated code, the system couples the traditionally sep-
arated scheduling and register allocation phases. Hereby the well-known phase ordering problem
is eliminated. Experimental results with the Motorola 88k, Intel i860, and MIPS R2000 confirm
the expected good performance of the produced code.
Unfortunately the target architecture class is very limited. It is required that the processor is a
load-store RISC architecture with a general purpose register file. Furthermore the system suffers
from low compilation speed, limited robustness, and from the lack of global IR optimizations.
Chapter 5
Test Case: Two ASIP Design Approaches
To understand the consequences of compiler aided ASIP design and especially the usage of a
compiler in the architecture exploration phase two independent ASIP designs were carried out for
the same application.
Figure 5.1: Two design approaches for ASIP implementation
As depicted in figure 5.1 the first ASIP – called ICORE2 [151] – resulted from an architecture
exploration that was based on the standard LISA design flow. For implementation the designers
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manually converted the application given as C source code to machine language and created a
LISA processor model.
For the second ASIP – called ALICE [166] – the LISA design flow was applied, too. But instead
of manually converting the C specification to assembly a CoSy based C compiler was retargeted
to produce the assembly code. The processors were compared to each other after logic synthesis.
5.1 The Application
Both ASIPs were tailored to a typical mobile telecommunication kernel. The selected algorithm
was an eigenvalue decomposition (EVD) of a complex matrix. The EVD is needed by estimation
algorithms like the multiple signal classification (MUSIC) algorithm or direction-of-arrival (DoA)
[98] algorithms. It is given in the form of a C procedure that calls two additional C functions
which implement a COrdinate Rotation DIgital Computer (CORDIC) [18] based calculation of
sine, cosine, and arc tangent. All functions have undergone a float to fixed conversion which means
that they contain only integer data types with scaling shifts. The CORDIC is a shift-add algorithm
consisting of a single loop which makes it very suitable for hardware implementations. Its sources
consist of 89 lines of C code. The length of the complete application is 474 lines. The EVD
comprises several nested loops. The control flow through the loops depends on the result of the
CORDIC calculation. This control flow orientation and the fact that the matrix dimension needs
to be configurable make the EVD an algorithm predestinated for a programmable architecture.
5.2 The ICORE2 ASIP
The design goal of ICORE2 was to provide an efficient and configurable processor for matrix and
other linear algebra kernels that occur in mobile telecommunication applications. The important
properties of ICORE2 are:
Complex data types: The registers are split into two parts to comprise real and imaginary part
of a complex value. The mathematical operations of ICORE2 work on these complex values.
Vector and matrix instructions: There is extensive Single Instruction Multiple Data (SIMD)
support. Beside vector-vector operations it is also possible to execute matrix-matrix and
matrix-vector operations with a single instruction. Vector units operate on dedicated regis-
ters and memories.
Addressing modes: There are dedicated addressing modes for fetching vector or matrix ele-
ments.
CORDIC unit: The tailored ALICE processor and ICORE2 comprise the same CORDIC unit.
Hardware loops: There is support for zero overhead loops.
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Figure 5.2: The ICORE2 architecture
Hidden pipeline: The processor’s pipeline is not visible to the programmer.
All this features were implemented to reduce memory accesses and control overhead in the proces-
sor. There are several reasons why ICORE2 is (only) suited to be programmed in assembly: On
the one hand an automated mapping of ANSI-C code to such an architecture with special purpose
units and distributed registers and memories is very hard. On the other hand the assembly code
for ICORE2 can easily be understood by humans. This was achieved by combining the execution
part of the instruction and its I/O into a single pipeline stage. Another more common solu-
tion would have been to spread this combination over several pipeline stages. Unfortunately this
would have required forwarding logic. Furthermore if instructions would have different latencies
the readability of the assembly code would also necessitate interlocking hardware. Since power
consumption was more important than speed the designers accepted the unbalanced pipeline.
5.3 ALICE Architecture Template
The design goal of the ALICE architecture template depicted in figure 5.3 was to construct a
processor class that can efficiently be targeted by a compiler and that can easily be tailored to
provide processors with low overhead and high performance for applications of the signal processing
domain.
Today many off-the-shelf DSPs solve the tradeoff between performance, cost, and power by intro-
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Figure 5.3: The ALICE architecture
ducing special purpose functional units (FUs) with dedicated register files, buses and a rich set of
addressing modes. For these non-orthogonal architectures the recent trend of moving the entry
point of the design flow from assembly to C level causes several problems in C compiler design.
Some of the most important are:
• The C code has to be rewritten into a form that the code selector can map code to the
special FUs.
• The phases of the compiler backend (code selection, scheduling, register allocation) become
dependent on each other (phase coupling problem): decisions in one phase prevent possibil-
ities in other phases.
To overcome these problems ALICE was designed as a load/store RISC architecture with a single
general purpose register file.
Many high level languages like C make use of stack frames to implement function calls, local
variables etc. To provide an efficient access relative to a stack pointer register/offset memory
access was chosen as the only addressing mode.
Using these design decisions the resulting architecture is very similar to the MIPS32 [45] architec-
ture which ALICE is based on. Obviously, MIPS32 is a general purpose processor and is not very
well suited for signal processing applications. In order to achieve the necessary computational
performance ALICE parallelizes the execution of instructions. To reduce energy consumption and
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die size, the decision of which instructions are to be executed in parallel are transferred into the
compiler (in contrast to superscalar designs).
The resulting Instruction Level Parallelism (ILP) is depicted in figure 5.3 in form of the parallel
fetch slots in the first pipeline stage. To eliminate the typical code size problem of pure VLIW
architectures that directly fetch the VLIW word from memory a two stage decoder was introduced
that in the first phase decompresses a packet of instructions fetched from memory. A detailed
explanation of the technique is given in [41]. The basic design properties of ALICE are reflected
by its pipeline structure:
fetch: loads the next instruction packet from the memory banks.
decode 1: the instruction packet is expanded to an internal VLIW word.
decode 2: decodes the VLIW word for each unit, reads the register file, and calculates potential
branch destinations.
execute: comprises the functional units for arithmetic/logic calculations or read/write memory.
writeback: writes results back into the register file.
The easily scalable design parameters of the ALICE architecture class include:
• the number of equivalent functional units (FUs) (e.g. number of multipliers)
• the introduction of special purpose FUs (e.g. a FFT butterfly or a CORDIC)
• latency of pipelined/non-pipelined functional units
• number and connectivity of forwarding paths
• number of registers
• number and sharing of register file or memory ports
• word lengths
5.4 C Compiler based Architecture Exploration
For the ALICE architecture to remain easily addressable by a compiler the architectural modifi-
cations have to stay in the design space spanned by the ALICE class. The first step of tailoring
an instance of the ALICE class is to compile the algorithm with a CoSy based C compiler and to
profile it on a highly parallelized version of the architecture using the LISA tools.
Within the LISA model of the ALICE architecture, the LISA simulator was configured to obtain
extensive execution statistics. As one can see in figure 5.4, the number of execution cycles is
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Figure 5.4: Views of the LISA profiler
accumulated in virtual registers and the number of activations of all functional units is counted.
Additional counters can easily be added to the model. In the disassembly window some of the
simulator’s profiling capabilities are depicted. Besides analyzing and counting loops they are
visualized graphically. The execution of each instruction is counted and set into relation with the
total amount of control steps. The graphical representation provides an intuitive way to find the
hot spots in the assembly sources. The profiling results of the EVD kernel running on an ALICE
architecture comprising 4 parallel ALUs, load/store units, and multipliers are depicted in figure
5.5. Using this configuration of ALICE it takes 107.895 cycles to compute the result of the EVD.
The figure illustrates the percentage of cycles, the different units were activated.
5.4.1 Exploring the Number of ALICE Functional Units
As one can see the CoSy Compiler was able to utilize all functional units to a certain degree. The
CoSy-generated compiler does not only exploit parallelism inherently contained in the algorithm
but it additionally increases parallel executions by heuristic loop unrolling. The CoSy scheduler’s
allocation strategy of mapping parallel instructions on functional units is to start with low unit
indices and then rise to higher indices. For example, if two ALU instructions are scheduled to
be executed in the same cycle they will be executed on ALU 1 and ALU 2. Consequently three
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Figure 5.5: Preliminary ALICE resource utilization
parallel ALU instructions would occupy ALUs 1,2, and 3. Thus figure 5.5 also gives an impression
of how much parallelism was exploitable by the compiler.
To analyze the effect of reducing the number of functional units a small manual change of the
CoSy scheduler description is sufficient. The relevant excerpt from the CoSy scheduler description
for the ALICE configuration in figure 5.5 looks like this:
RESOURCES
alu1, alu2, alu3, alu4,
mem1, mem2, mem3, mem4,
mul1, mul2, mul3, mul4,
jmp, div, cor;
TEMPLATES
DEFTMPL := ();
ALU_op := alu1 | alu2 | alu3 | alu4;
MEM_op := mem1 | mem2 | mem3 | mem4;
JMP_op := jmp;
MUL_op := mul1 | mul2 | mul3 | mul4;
DIV_op := div;
COR_op := cor;
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After the declaration of all resources, alternative possibilities of resources allocations are listed in
the TEMPLATES section. For example, the line ALU_op := alu1 | alu2 | alu3 | alu4; in-
dicates that a utilization of an ALU involves the allocation of either alu1, alu2, alu3, or alu4.
To restrict the compiler to use only two of the four ALUs this line must be changed into
ALU_op := alu1 | alu2;. If the other lines are changed accordingly and after re-generating
the C compiler it is possible to quickly analyze the performance of an ALICE architecture that
contains two ALUs, two multipliers and a single memory unit as depicted in figure 5.6. Note that
the overall execution time rises from 107,895 to 129,102 cycles.
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Figure 5.6: Final ALICE resource utilization
5.4.2 Exploring Special Purpose Units
Since the profiling reveals that the EVD makes extensive use of the CORDIC functions the perfor-
mance/power efficiency can be increased significantly by introducing a hardware implementation
of the CORDIC algorithm into the architecture. Therefore an additional LISA operation is in-
serted into the ALICE model which implements the CORDIC functionality. For the LISA model
and thus for the corresponding generated tools there is no verification problem because the C code
of the CORDIC functions can be reused in the description of the new LISA operation. On the
CoSy side the new unit can be addressed by an intrinsic which can be introduced to the compiler’s
parser by a single pragma and a pattern matcher rule that covers the intrinsic like a function call.
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5.4.3 Exploring Latencies, Forwarding, and Register File Size
The modeling and exploration of latencies resulting from design alternatives (e.g. forwarding logic)
can be done by changing the CoSy scheduler description. It is not necessary (though possible) to
model latencies in the LISA model. In the ALICE LISA model all results are directly available
after their calculation and latencies inside of functional units are not existent. The latencies
and forwarding logic are modeled with a latency matrix which is part of the compiler’s scheduler
description. A reduced example looks like this:
TRUE ALU_In MUL_In:
ALU_Out 1 1,
MUL_Out 2 2;
This means that the ALU result is available in the next cycle whereas the multiplication result
is available for both ALU and multiplier after two cycles. Together with the MUL_op template
depicted above this CoSy description models the two stage pipelined multiplier which was used for
figure 5.6. An architecture with two non-pipelined multipliers would have the following resource
template: MUL_op := (mul1 & mul1)|(mul2 & mul2). Note that the ampersand indicates an
allocation in a subsequent cycle.
In [168] it was pointed out that the register file size has a significant impact on energy consumption,
code size, and execution time. Using ALICE the exploration of this important design parameter
can easily be done by restricting the number of registers that are available for the compiler’s
register allocator. The corresponding statement in the CoSy description is depicted below. It
makes registers R0 to R28 and R31 available for the compiler’s register allocator.
AVAIL <R0..R28,R31>;
The sizes and alignments of C data types are modeled in CoSy by the Target Description File
(TDF). LISA provides an integer data type of arbitrary bit size for this purpose.
5.5 Architecture Exploration Results
Due to the higher implementation effort of architectural features for ICORE2 and the limited tool
support the time for a single architecture exploration loop for this processor is very long. Since
only a few points of the possible ICORE2 design space could be reached the processor design
was driven by educated guesses to a large extent. In contrast to ICORE2 the time for an ALICE
architecture exploration loop is mainly dependent on the time required for rebuilding the CoSy
and LISA tools and the simulation time. A complete rebuild of the CoSy compiler takes about
30 minutes on a Solaris Ultra 10 (8 minutes on a 2 GHz Linux pentium) machine. A compiler
rebuild due to a change of the scheduler description takes about 5 (2) minutes. This is the same
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amount of time required by LISA to generate its code generation tools and the simulator. The
simulation time of the complete application in the LISA simulator is negligible, due to the use of
high speed compiled simulation [124].
5.5.1 Execution Cycles
Figure 5.7 gives a good impression of the compiler’s and the architecture’s performance and the
improvements that are achievable by tailoring ALICE to the EVD application. The figure shows
the number of cycles required to compute a 10×10 matrix EVD.
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Figure 5.7: Performance of several compiler/architecture implementations
To evaluate the compiler’s performance the ALICE compiler was modified to generate code for the
MIPS32 [45] architecture. The generated EVD assembly code of this compiler was compared to
the one generated by the freely available GNU compiler for MIPS32 [14]. The modifications took
about one week and involved the elimination of all parallel units by reducing the fetch stage to
a single instruction slot. Since MIPS only supports loading of 16 bit immediates and potentially
stalls the pipeline dependent on the control flow some other modifications were necessary as well.
However the high level optimizations for the MIPS32 CoSy compiler were inherited from the
ALICE compiler. The CoSy compiler was called with the highest optimization level. GCC was
called with -O3 so that both compilers make use of all available optimizations except for function
inlining1. Both compilers generated more than 1500 lines of assembly code. As one can see in
1In contrast to other GCC backends the MIPS32 compiler performs inlining only with option -O4
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figure 5.7 the EVD compiled with the MIPS CoSy compiler requires about 50000 cycles less than
EVD compiled with GCC.
The third bar from the left depicts the number of cycles required by an instance of the ALICE
architecture to execute the EVD codec compiled with the corresponding CoSy compiler. This
architecture comprises all functionality of the MIPS32 processor but parallelizes the utilization
of a single ALU, a jump unit, a memory unit, and a multiplier. In contrast to MIPS32 there is
no forwarding logic used in this architecture which causes a latency of two or three cycles for all
operations.
The only difference of bar four to the preceding bar is the introduction of forwarding logic. This
modification significantly improves the compiler’s ability to utilize parallel functional units: The
total cycle count is reduced by 52 percent.
After further design space iterations the resulting ALICE architecture contained two ALUs, two
pipelined multipliers with a latency of two cycles, a single memory unit, and a special purpose unit
for the CORDIC algorithm. Independent of the compiler used for MIPS32 code generation this
architecture evaluates the EVD codec in 18 percent of the cycles required on a MIPS32 processor.
5.6 Results of the Case Study
5.6.1 Hardware Efficiency
The architectural properties after logic synthesis of ICORE2 and ALICE are listed in table 5.1.
Additionally the table lists the corresponding values for the MIPS32 architecture for comparison.
These values are taken from the MIPS32 data sheet. The rows labeled Time for EVD and Energy
for EVD show the absolute execution time and the energy required for processing a 10×10 matrix
EVD. The execution time is calculated by the quotient of the number of execution cycles taken
from figure 5.7 and the maximum clock frequency. Beside these values the table also lists the
die size of the MIPS32, the tailored ALICE, and the ICORE2 architecture. All numbers have
been obtained for a typical 0.18µm CMOS technology using defined worst case conditions for
temperature, voltage, and fabrication.
Architecture (0.18µm): ICORE2 ALICE MIPS32
Max. Frequency (MHz): 140 190 170-200
Die Size (mm2): ≤ 0.4 ≤ 1.2 ≤ 1.0
Time for EVD (ms): 0.32 0.43 4.19-3.57
Energy for EVD (µJ): ∼ 10.8 ∼ 79 > 641
Table 5.1: Architecture comparison
As one can see the maximum clock frequency of ICORE2 stays behind the maximum frequency of
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ALICE and MIPS32. This is the consequence of the unbalanced pipeline of ICORE2 mentioned in
section 5.2: The long critical path in ICORE2’s execution stage significantly reduces the maximum
clock frequency.
The die size of ICORE2 is about half the size of ALICE and MIPS32. At least for ALICE this
result is not astonishing because ICORE2 gets its computation performance from a few highly
specialized functional units while ALICE receives its performance from parallelizing several general
units of finer granularity (i.e. multiplier, ALU, etc.). Furthermore in contrast to ICORE2 ALICE
requires area for the predecode pipeline stage that decompresses the very large instruction word.
Figure 5.7 also illustrates that forwarding is very important for performance. Unfortunately for
ALICE the implementation of bypassing is quite expensive because for its u parallel functional
units that are spread over n pipeline stages an u × n interconnection network is required. This
leads to multiplexers of significant size. On the other hand the ASIP that will be part of a SoC
will have attached data/program cache/memory. Compared to the size of this memory the area
consumption of the processors is only a few percent.
The time required for computing the EVD is relatively comparable between ALICE and ICORE2.
The MIPS32 is slower by one order of magnitude. This result is quite impressive especially because
not much time was spent to highly optimize the CoSy C compiler for the ALICE architecture.
The only significant advantage of ICORE2 over ALICE is its energy requirement. There are
several reasons why ALICE is 8 times less power efficient than ICORE2:
• ALICE requires more clock cycles to compute the EVD and at the same time has a more
complex clock tree and many more registers than ICORE2.
• The predecode stage and the bypassing logic which do not exist in ICORE2 require energy.
• ALICE instructions operate on a lower granularity compared to ICORE2 instructions. e.g.
on ICORE2 there is a single assembly instruction to multiply matrices. On ALICE a com-
plete function with control overhead (condition evaluation and branches) is needed for this
task. Furthermore this also means that ALICE more often has to access the program mem-
ory which significantly increases power consumption.
5.6.2 Design and Verification Time
The design and verification times for both architectures are depicted in table 5.2. As one can
see the creation of the LISA processor models took only two weeks for both architectures2. After
that time assembler, linker, simulator/profiler, and the control path of the HDL model could be
generated.
The time for creating the hardware model is also comparable for both architectures: A significant
amount of time was spent on implementing the cordic unit that is part of both ALICE and
2The designers were familiar with the LISA processor design platform and HDL synthesis tools.
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Architecture: ICORE2 ALICE
LISA model: 2 2
Hardware Model: 3 3
Assembly Code: 6 −
C Compiler: − 7
Retargeting: ∼ 8 ∼ 3
Table 5.2: Design and verification times in man-weeks for ICORE2 and ALICE
ICORE2. Besides the cordic in ICORE2 the vector operations dominated the design time. The
concept and the implementation of the predecoder dominated the ALICE hardware design effort.
The writing of the ICORE2 assembly code took 6 weeks. This time is quite long because in the
architecture exploration phase several rewrites of the assembly code were necessary. Furthermore
the tedious co-verification of assembly code and HDL model turned out to be very time consuming.
When implementing the C compiler for ALICE the designers were not very familiar with the CoSy
design environment. A lot of time was spent on understanding how to modify an existing CoSy
compiler for the SPARC processor to produce code for a VLIW architecture. Since ALICE is a
very orthogonal architecture the verification time of the compiler was only about 40% of the 7
weeks. The developers of industrial compilers usually spend most of the time on implementing and
verifying techniques that produce better code quality. For this case study, only a verified sequence
of high level optimizations (taken from the SPARC compiler) was utilized in the C compiler of
ALICE.
The last row of table 5.2 is the estimated time for tailoring the processor HW/SW to a different
application of the signal processing application domain. Since ICORE2 mostly contains specialized
functional units, major changes to the hardware design would be required. Furthermore it could
turn out that the critical path in the execution stage leads to a performance bottleneck which might
necessitate a complete redesign of the ICORE2 pipeline. In conjunction with major changes of the
hardware, the assembly code needs to be rewritten and verified. The estimated gain of reusing
ICORE2 instead of rewriting it from scratch is only three weeks (2 + 3 + 6 − 8). In contrast
the reusability of the ALICE architecture is much higher. If the new design stays in the ALICE
processor class as described in section 5.3 the modifications of the LISA model and the CoSy
compiler can be done in less than a day. If more performance is required additional functional
units have to be inserted into the pipeline. Since such units can be addressed by intrinsics on the
compiler side the three weeks mentioned in table 5.2 mainly refer to the hardware implementation
of these blocks.
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5.7 Conclusions
The case study has demonstrated that an ASIP design flow that incorporates a C compiler in
the architecture exploration phase has a lot of advantages over a design flow with an assembly
language design entry: Using the C compiler the software- and architecture designers can study
the application’s performance requirements immediately after the algorithm designer has finished
his work. Afterwards the time required for the exploration steps presented in this paper is in
the range of minutes or hours. In contrast, for ICORE2, even the writing and verification of the
assembly code took one week. Note that this work is part of the architecture exploration loop:
To obtain the overall assemly programming effort this duration needs to be multiplied with the
number of loop iterations. An additional benefit of the compiler in the exploration loop is the
fact that a compiler/architecture combination which is tailored for a certain application domain
can easily be adapted to further applications of the same domain without the need to rewrite
hundreds of assembly lines.
In compiler aided architecture exploration the compiler is an important instrument for obtaining
exploration results. This is possible because the transformation of the C specification to assembly
code is ambiguous – i.e. there are many assembly programs that fulfill the specification. With
minimal modifications of the compiler (and only of the compiler) correct assembly programs for
a single architecture model can be generated that mimic fundamental architectural changes (e.g.
changed instruction latencies resulting from modifications of the pipeline structure, number of
parallel FUs, register file size, etc.). The consequences of such changes can quickly be evaluated
with the profiler generated from the LISA processor model.
A key technology for this approach is a flexible C compiler backend that is generated from
a compiler/architecture description. Most important is the scheduler generator because it is
responsible for the latencies between instructions and the FU resource utilization.
From a methodology perspective an orthogonal RISC architecture with a lot of parallel units, a
large register file, and register-offset addressing mode has proven to be very suitable as starting
point for architecture exploration. With few effort it can be addressed by a C compiler and is
useful for finding hot spots of the application. The architecture can then further be refined in
the scope of a processor class addressable by the compiler.
The ALICE processor class demonstrated that with this approach it becomes possible to achieve
similar results compared to the costly assembly design entry approach (i.e. ICORE2). The biggest
advantage of the compiler based design is its reusability. Therefore it makes sense to spent more
time in writing compiler optimization and hardware support engines and hereby extend the scope
of the processor class. With relative low effort the ALICE architecture class could, for example,
be extended to support complex data types or hardware loops. By incorporating such features
into the architecture class and by supporting compiler intrinsics the power efficiency gap between
ALICE and ICORE2 could be minimized.
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A problem of the compiler based architecture exploration is the requirement that so far an in
depth knowledge of both hardware design concepts and compiler technology is required. In the
industry such knowledge is usually not available in a single design group. It is more common
to have a dedicated compiler design group or to outsource this task to another company. This
separation would significantly slow down the design process.
Beside the long time for writing the compiler another problem is that the C compiler must
be kept consistent with the software tools and the HDL description generated from the ADL model.
Only by integrating the compiler creation process into the ADL based ASIP design flow these
problems can be solved. An automated approach would eliminate the need of in depth compiler
knowledge and would allow the processor developers in an early stage of the design to quickly
generate a C compiler that is consistent with the ADL model by construction.
This is the main motivation for spending effort in automatically generating a C compiler from a
LISA processor description.

Chapter 6
Generating C Compilers from the LISA ADL
Most of the environments listed in chapter 2 are used to design application specific processors
with a more or less complete software toolchain. All environments comprise a tradeoff between
flexibility and applicability for ASIP design on the one hand and sophistication of the software
toolchain on the other hand.
Figure 6.1: The tradeoff between flexibility, code quality, and description effort
For example, the primary goal of the retargetable compiler environments mentioned in chapter 4
is to produce good code quality for the target processor. Adaptability to other target architectures
or a simple and formalized retargeting method are only secondary. The applicability for ASIP
designs is furthermore reduced by the verification effort of the redundancies in this approach:
The machine description, used to generate the compiler, cannot be used to automatically create
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other software tools but the code generator. Other processor models – that contain redundant
information – are required to produce assembler, linker, simulator, and hardware model.
The more versatile code generators of environments like Tensilica or ARC also produce assembly
code of a quality comparable to manually written code. Here the applicability is limited by the
very small and simple processor class these systems can be retargeted to.
In contrast the environments that are based on a single processor description to generate all
software tools (e.g. Expression, or ASIP Meister) can usually address more complex architectures.
This flexibility comes at the cost of a poorer code quality of the assembly code generated by the
corresponding compilers.
The LISA Compiler Companion is the compiler generator for LISA models. It is based on a
graphical user interface (GUI). It combines the modeling flexibility of the LISA language with the
excellent code quality of the CoSy retargetable compiler environment. As illustrated in figure 6.1,
this combination leads to an excellent flexibility and applicability over code quality tradeoff.
It is only possible to achieve this combination by expecting a higher description effort from the
user. The verification problem that is usually introduced by redundancies is minimized by the
graphical user interface: The compiler companion produces reasonable default settings for all
compiler related inputs, and – as far as possible – allows only specifications that are consistent
with the LISA model.
6.1 Information Required by the Compiler Generator
It was mentioned in chapter 4 that the process of retargeting a compiler to a new architecture
mainly affects the compiler backend. This means the information that should be extracted from
a LISA model can be derived by analyzing the input specification of existing compiler backend
engines. As depicted in figure 4.2 the backend consists of the following parts: instruction selector,
register allocator, scheduler, and code emitter.
6.1.1 Instruction Selector
The instruction selector of most compilers is a tree pattern matcher [12] that covers the nodes of
the compiler IR. The patterns are derived from the rules of a tree grammar. A simplified example
for tree grammar rules was given in table 4.1. A more comprehensive specification of a rule as it
is used in the CoSy environment is given in figure 6.2.
The IR pattern in this example is specified in the line introduced with the RULE keyword. All
identifiers beginning with mir. . . are terminal symbols which means that they reference nodes
of the CoSy IR. The expression in brackets behind the terminal symbol refers to the list of sons
of the IR node. The only nonterminal symbol in this rule is reg which references a register
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RULE [mac] o:mirPlus(rs1:reg, m:mirMult(rs2:reg,rs3:reg)) −> rd:reg;
CONDITION { IS SIGNED INTEGER(mirEXPR get Type(m)) }
TARGET rs1;
COST 1;
EMIT { printf("\tMAC %s %s %s\n",REGNAME(rd),REGNAME(rs2),REGNAME(rs3)); }
Figure 6.2: Example grammar rule specification in CoSy
nonterminal. The nonterminal kind needs to be specified in another section of the CoSy compiler
description. As explained in section 4.3.1 register, addressing mode, and statement nonterminals
are supported. CoSy provides a fourth type called unique to cope with condition code registers.
The right hand side of the arrow sign (->) points out that the pattern produces its result in a
register.
The identifiers before the colons can arbitrarily be chosen to reference the (non)terminals in the
so called rule clauses. Each of the other lines in figure 6.2 references such clauses. They are used
to specify conditions that must be met for the rule to be applicable, they restrict the register
allocator and the scheduler, they associate rule costs, and also provide information about the
assembly syntax that will be dumped out by the code emitter. All possible rule clauses are
explained in detail in [6].
The example in figure 6.2 is a rule that covers a part of a C expression as it was specified in
the C source code. Most rules of the instruction selector specification are of this kind. Note
that there is not necessarily a one-on-one mapping of IR nodes to assembly instructions: In the
example, two IR-nodes (mirPlus and mirMult) were used to cover a single assembly instruction
(MAC). It is equally possible that several assembly instructions are required to cover a single IR
node. The stack layout and the calling conventions are examples for this case: In the CoSy IR the
start/end of a function is represented by the special mirBeginProcedure and mirEndProcedure
nodes. The rules that cover these nodes contain all assembly instructions to arrange the stack
frame. The frame usually comprises function arguments, spilled registers, callee saved registers,
and local variables. Other special purpose rules that need to be specified incorporate the assembly
instructions used for actually spilling the contents of registers onto the stack and chain rules for
nonterminals that can be converted into other nonterminals without assembly instructions. To
support intrinsics special rules are required, too.
6.1.2 Register Allocator
The register allocator assigns a register name to the register nonterminals specified in the tree
grammar. It requires information about data dependencies and utilizes a live range analysis for
graph coloring the registers it needs to allocate. Dataflow and live range analysis do not need
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additional specifications.
The register allocator only requires a set of register names that are available for register allocation
and the information about the register sets that are associated with the register nonterminals.
Unfortunately in many processor architectures the physical locations associated with register
names are identical or overlap. For example the register name d0 could reference a 64 bit register
that is physically identical with the two 32 registers r0 and r1. The register allocator must be
aware of the fact that d0 cannot be allocated at the same time with r0 or r1.
6.1.3 Scheduler
For a given set of instructions, a scheduler decides which instructions are issued on the processor
in which cycle. This definition includes the support of instruction level parallelism (ILP) archi-
tectures that allow the parallel execution of instructions.
The scheduler requires information about data hazards and structural hazards [90] to accomplish
this task. CoSy specifications contain true, false, and anti dependence latency tables to avoid
data hazards. Reservation tables that list the processor resources allocated by each instruction
are used to avoid structural hazards.
A detailed description of the scheduler generation will be given in chapter 7.
6.1.4 Code Emitter
The code emitter is the last part of the compilation run. It traverses the list of matched patterns
and dumps the contained instructions according to the scheduling results. Placeholders in the
instruction syntax of the tree grammar (e.g. for registers and memory locations) are replaced with
the register names and labels resulting from previous analysis steps.
For its proper operation the code emitter requires the complete syntax of all instruction com-
ponents. Furthermore it needs to know which syntax elements are used before or behind the
instruction (e.g. to indicate parallel instructions executions). Since the scheduler associates in-
structions to clock cycles the emitter must also be aware of a NOP instruction. This NOP (no
operation) instruction is issued for all clock cycles that have no other associated instruction.
6.2 Compiler Design Flow
To allow a smooth integration of the compiler generator into the LPDP the design flow depicted
in figure 6.3 was implemented.
The CoSy compiler development system is used as retargetable C compiler. As mentioned in
section 4.4.8, CoSy can automatically generate compiler backends from code generator descrip-
tion (CGD) files. This CGD files are semiautomatically generated from the LISA processor
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Figure 6.3: Compiler generation from LISA using CoSy
model. A complete automation is not possible because the architecture description lacks several
information required for compiler generation. For example, the processor model does not provide
any information about the calling conventions – e.g. which registers are used to pass function
arguments. LISA models contain no information about the stack frame, either.
To overcome this problem missing information can be specified by the user in the graphical
user interface (GUI) of the compiler companion. After analyzing the LISA model the GUI also
visualizes all extractable information from the LISA description. Furthermore, it allows to override
conservative analysis results. The compiler companion produces the CGD files that are processed
by CoSy.
This approach also allows to specify information that is contained in the LISA model but is
extremely difficult to extract. An example is the semantic gap mentioned in section 3.3.
6.3 Interfacing with the Designer
Most views of the GUI are depicted and explained in appendix A. The views directly correspond
to the backend engines:
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Registers View: The registers are extracted by analyzing the LISA resource section and the
operations that access register resources. Register overlaps currently need to be specified
manually in the GUI. Furthermore the set of registers available for register allocation needs
to be specified. This information is not contained in the LISA model.
Data Layout View: To arrange instances of native C data types and especially arrays and
structures in memory, a knowledge of bitwidth and alignment of these types is required.
The C standard does not specify any bitwidths of types and the LISA model does not
provide this information, either. Therefore the data layout view allows to enter these data.
The LISA resource section is used to fill all fields with reasonable default values.
Stack Layout View: The stack layout usually is completely independent of the processor model
and therefore has to be specified manually. For each called function a piece of memory –
the stack frame – is allocated on the stack. In the stack layout view the user specifies the
position of data in the stack frame. Components of the stackframe are:
local area: The local area contains the locally defined variables of the C function. They
need to be stored on the stack to support recursive function calls.
spill area: The spill area is used to temporarily store the contents of a register if the register
is needed for another value. This usually happens if the register allocator requires more
registers alive at a time than physically available in the architecture or if operations
require dedicated registers.
args area: If the arguments of a function are passed through the stack, these arguments
are put into the args area.
regsave area: When a function is called there are usually values alive in some registers.
For the so called callee saved registers the called function has to make sure that it does
not overwrite these values. If the function uses such registers they are stored into the
regsave area.
The GUI requires a stack pointer register that points to the end of the stack and hereby
marks one end of the stack frame. The frame pointer register marks the other end.
Nonterminals View: Currently the automatic generation of the tree grammar is a research
topic. In the current version of the compiler companion the tree grammar including the
nonterminals needs to be specified manually. The nonterminals view is used for this purpose.
As mentioned above, besides the nonterminal name its types and potential attributes need
to be specified.
Conventions View: The calling conventions are not extractable from the LISA processor model.
They are specified in this dialogue. A table is used to assign possible locations – i.e. dedi-
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cated registers or stack – for passing function arguments. The location is dependent on the
argument index, its type and its bitwidth. In the conventions view the developer also needs
to specify which registers are to be saved by the callee function.
Scheduler View: This dialog is used to visualize and edit the instruction latencies and resource
utilizations as defined in the LISA model. The scheduler data is completely extractable
from the LISA model. A detailed description of the extraction algorithms will be given in
chapter 7.
Mapping View: A tree grammar maps assembly instructions to small trees of the compiler IR
(i.e. the patterns). This mapping is done in the mapping view. The mapping view allows
to compose IR trees consisting of predefined IR nodes and the nonterminals specified in the
nonterminals view. The mapped assembly instructions are represented by paths through the
LISA declaration trees. A path is selected by clicking the appropriate LISA OPERATIONs
that form the nodes of the declaration tree. The selected tree comprises a hierarchically
syntax specification of the assembly instructions that is used for code emission.
Although the information how to generate the tree grammar and the nonterminals is implic-
itly contained in the LISA model, currently all rule clauses need to be specified manually in
the dialog. The reason is that in the current version of LISA the behavior of instructions
is specified with fragments of C code. The generation of the nonterminals and the tree
grammar would require a complete semantic analysis of this C code and how it modifies the
state of the processor.
Since such an analysis would be extremely complex and time consuming an extension of the
LISA language that specifies the semantic of instructions is currently a subject of research.
This semantic section will allow an automatic generation of the information of the mapping
view.

Chapter 7
Scheduler Generation
In section 4.3.3 it was mentioned that for a given set of instructions, a scheduler decides which
instructions are issued on the processor in which cycle. Furthermore for ILP architectures it
decides which instructions can be issued in parallel. All scheduling algorithms rely on information
about instruction latency and instruction resource usage. To generate the scheduler from a LISA
model these data must be retrieved from the processor description.
7.1 LISA Operation Hierarchy
The explanation of the extraction algorithms requires a deeper understanding of the LISA
operation hierarchy. In chapter 3, it was pointed out that a LISA model consists of a RESOURCE
section that contains the processor resources in the sense of storage locations or I/O ports. The
functional blocks are represented in the declaration tree. This tree can be divided into a static
main tree whose root is the main operation and one of the leafs is the coding root operation.
Under the coding operations the decoded instruction word can be found in the form of an
operation tree. Since several occurrences of the CODING AT keyword are possible there can also
be several decoded instruction words represented by several operation trees. For the rest of this
thesis this set of trees is called the coding root forest.
The instruction word of the coding root does not necessarily represent a single instruction.
For instruction level parallel (ILP) architectures the coding roots will represent the possible
constellations of instructions that can be executed in parallel. An instruction is a branch of a
coding tree. The same branch (i.e. a specific instruction) can occur in several positions of a single
coding root tree (i.e. in several positions of the same VLIW word) or in other coding root trees
(i.e. other VLIW word constellations). The top level node of an instruction branch is marked
with a special INSTRUCTION keyword. If all instruction branches are taken out of the declaration
tree and duplicates are removed, then the resulting set of trees forms the instruction forest. It is
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the set of all instructions that are available for the compiler.
The example in Figure 7.1 illustrates the operation structure of a very simple VLIW architecture.
The main operation of the processor activates the fetch operation in every control step which in
turn activates decode. This static control flow is part of the main tree.
The decode operation of the example contains two coding roots. Lets assume the binary coding
of the instruction can be interpreted as depicted in figure 7.6: The instruction word is 16 bit wide.
According to the first coding root these 16 bit can be interpreted as two parallel instructions (i.e.
two issue slots of 8 bit). The second coding root indicates that the 16 bit can also be interpreted
as a single instruction with a wide immediate operand.
The instructions that can be inserted into this coding root forest are represented by the trees under
the operations reg8_op, imm8_op, and imm16_op. These trees form the instruction forest. They
contain the opcode of the operation and the operands: register indices (reg) or an immediate
(imm2 or imm8). After execution they activate the writeback stage (wb) of the processor pipeline.
Figure 7.1: Structure of a LISA description
Each tree of the instruction forest contains the LISA representation of an assembly instruction.
Each member of the coding root forest represents a valid combination of instructions that can
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be issued in a single clock cycle (i.e. a set of issue slots). Based on this two data structures an
instruction scheduler can be generated.
7.2 Generation of Reservation Tables
As mentioned in section 4.3.3, two types of hazards need to be avoided: data hazards and structural
hazards. The elimination of structural hazards can be done by associating reservation tables with
the instructions of each grammar rule or with single instruction. The elements of the reservation
table indicate which processor resources are exclusively allocated at a specific point in time. An
example of such a reservation table that could be used by the reg8_op instruction of figure 7.1 is
given in figure 7.2.
cycle resources
0 fetch
1 decode + read_port0 + read_port1
2 execute
3 writeback + write_port
Figure 7.2: Example reservation table
This example illustrates that the instruction allocates the fetch unit in the cycle 0. In the cycle
1 three processor resources are allocated: the decode unit and two read_ports to the register
file. The execute unit is allocated in cycle 2. The writeback unit and the write_port to the
register file are allocated in cycle 3.
If all existing reservation tables allocate any of these units in the corresponding cycle all associated
instructions are mutually exclusive. Which means that only a single instruction could be issued
at a point of time. Furthermore, if no other reservation table allocates the ports to the register
file in other cycles, then the table from figure 7.2 can be simplified as depicted in figure 7.3.
cycle resources
0 slot0
Figure 7.3: Simplified reservation table
This table only takes into account the issue slots of the processor. If the processor only has a
single issue slot (i.e. slot0), only a single instruction can be executed in parallel.
To support instruction level parallel (ILP) architectures it is also required that instructions can
allocate alternative resources. For example the reg8_op instruction from figure 7.1 can be executed
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in parallel with another reg8_op instruction. The corresponding reservation table is depicted in
figure 7.4.
cycle resources
0 slot0 | slot1
Figure 7.4: Reservation table with alternative resources
As mentioned in section 7.1 LISA 2.0 models describe constraints on the issue slots of instructions.
To support constraints on read/write ports to registers or memories the number of read/write ports
can be assigned to resource declarations in the LISA resource section.
7.3 Generating Port Constraints for Reservation Tables
To generate the port constraints for an instruction the coding root needs to be found that comprises
the specific instruction. If the port constraints of the reg8_op instruction of figure 7.1 are to
be analyzed the two slots coding root would be used for this purpose. The main tree, the
coding root and the instruction are then combined to a complete declaration tree. The nodes of
the declaration tree are LISA operations that activate each other forming the activation chains
illustrated in figure 3.5. In the representation of the activation chains the behavior of each LISA
operation is associated with a clock cycle. Using a standard define-use analysis it is possible to
parse the C code of the behavior section and to analyze how often processor resources are read or
written.
Lets assume an instruction reads(writes) a processor resource (e.g. the register file) k times in
cycle c and there are n read(write) ports p available for the operation. In this case the reservation
table of the instruction must contain an entry in cycle c with
(
n
k
)
alternatives1. The alternatives
can be computed using the pseudo code depicted in figure 7.5.
7.4 Allocating Issue Slots in Reservation Tables
The technique for allocating the issue slots is based on the virtual resources concept described in
[167]. It is not bound to a certain ADL or compiler environment, although it was proven to be
easily retargetable from LISA descriptions.
1The binomial coefficient
(
n
k
)
is defined as n!k!(n−k)!
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# n is the overall number of existing ports
# k is the number of ports to be allocated
# c is the line in the reservation table (clock cycle)
function fillPortAllocationAlternatives(val n  N0, val k  N0, val c  N0)
binomial(0,n−k−1,k,c,0)
end function
# R is the set of resources
function binomial(val a  Z, val b  Z, val k  Z, val c  Z , val r  R)
for i from a to b do
r tmp in R
r tmp←−r ⋃ i
if k>1 then
binomial(a+1,b+1,k−1)
else
insertAlternativesIntoReservationTable(r tmp,c)
end if
end for
end function
Figure 7.5: Calculating reservation table alternatives for port accesses
7.4.1 Coding Constraints
An aspect that is mostly important for VLIW architectures is the problem that not all instructions
can be combined into a single VLIW instruction word due to constraints on their coding formats.
In this thesis a valid combination of instruction classes is called a composition. An example is
given in figure 7.6 where either two instructions with register operands (composition 0) or a single
instruction with an immediate operand (composition 1) can be combined to a VLIW word.
As mentioned in section 7.1 in LISA constraints on combining instructions into one VLIW in-
struction word are modeled by listing the valid cases of instruction combinations in a switch
statement. The cases of this switch statements are the coding roots that form the coding root
forest. Consequently, each case represents a composition. The LISA code corresponding to the
example from figure 7.6 is depicted in figure 7.7. In the figure reg8_op and imm16_op are so called
LISA operations that comprise the information about coding format and syntax of the two types
of instructions, respectively.
7.4.2 Virtual Resources
To illustrate the virtual resources technique the compositions of figure 7.6 were extended: In the
first composition the instruction word has 3 issue slots (i.e. three appropriate instructions can be
executed in parallel). The second composition comprises two issue slots (e.g. for instructions that
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Figure 7.6: Example of different coding formats of an instruction word
OPERATION decode op
{
DECLARE
{
ENUM compositions = {composition0,composition1};
GROUP reg8 insn1, reg8 insn2 = { reg8 op };
GROUP imm16 insn = { imm16 op };
}
SWITCH(compositions)
{
CASE composition0:
{
CODING AT (program counter)
{ insn reg == reg8 insn1 | | reg8 insn2 }
SYNTAX { reg8 insn1 "," reg8 insn2 }
}
CASE composition1:
{
CODING AT (program counter)
{ insn reg == imm16 insn }
SYNTAX { imm16 insn }
}
}
}
Figure 7.7: Modelling coding constraints in LISA
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require more coding bits).
Using the reservation table the scheduler has to ensure that the issuing of an instruction of the
first composition cannot be issued in the same clock cycle with an instruction from the second
composition. Figure 7.8 illustrates a resource allocation scheme that fulfills this requirement.
Figure 7.8: Expressing constraints on parallel instruction scheduling by allocation of virtual re-
sources
The boxes labeled v0 to v5 are so called virtual resources. They are virtual because they do not
have a direct correspondence in the processor architecture. If an instruction is scheduled into any
of the three issue slots of the first composition (c0) it allocates a pair of virtual resources: v0 and
v1 for slot0,0; v2 and v3 for slot0,1; v4 and v5 for slot0,2
If an instruction is to be scheduled that requires the slots of composition c1 other virtual resources
are allocated: v0, v2, and v4 for slot1,0; v1, v3, and v5 for slot1,1.
The allocation of a virtual resource is exclusive. Which means that it can only be allocated by
a single instruction. As one can see any issuing of an instruction from composition c0 allocates
virtual resources that disallows the usage of any issue slots from the composition c1. On the other
hand any issue of an instruction from composition c1 blocks all issue slots from composition c0.
To understand the algorithm how virtual resources are mapped to slots, the example from figure
7.8 is further extended to contain a third composition with 4 issue slots. Figure 7.9 depicts the
slot to resource mapping.
In contrast to figure 7.7, the squares in figure 7.9 do not represent bits of the binary instruction
word. Each box labeled v0 to v23 represents one of 24 virtual resources. The vertical lines in
the figure indicate the virtual resources allocated if an instruction is scheduled into a slot of a
certain composition. We define si,j as slot j of composition i, and we define I(si,j) as the set of
instructions that can execute in this slot. A possible assignment of instruction-sets to slots for
figure 7.9 is depicted in table 7.1.
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Figure 7.9: Allocation of virtual resources for three compositions
I(s0,0): add, sub
I(s0,1): mul
I(s0,2): div
I(s1,0): add_imm, sub_imm
I(s1,1): mul
I(s2,0): add, sub
I(s2,1): add, sub
I(s2,2): mul
I(s2,3): mul
Table 7.1: Example slot assignment for figure 7.9
The div instruction is only part of instruction-set I(s0,2). For such an instruction the scheduler
will allocate all resources associated with slot 2 of composition 0. Notably the range from v16
to v23. This means that the composition 0 of the VLIW word allows the execution of either add
or sub in parallel with mul and in parallel with div. It is not possible to schedule an add_imm
in parallel with the div because the add_imm would allocate v0 to v3 and v8 to v11 and v16 to
v19. The virtual resources v16 to v19 are allocated by both the div and the add_imm. Therefore
they can not be scheduled into the same cycle. If an instruction can be scheduled into several
slots (potentially in different compositions) the virtual resources associated with these slots are
allocated alternatively: In the example for the add instruction the scheduler may either allocate all
virtual resources associated with I(s0,0), or with I(s2,0), or with I(s2,1). This example illustrates
that the usage of virtual resources instructs the scheduler to combine only instructions of the
same composition into the VLIW instruction word and to allow only a single instruction in each
instruction slot.
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To generalize the example one has to analyze how many virtual resources are needed for nc
compositions with ns(i) (i is the index of the composition) instruction slots. Furthermore, a
mapping function between the slots and the associated virtual resources must be found. The
formal solution can be derived from figure 7.9 if we assume that only composition 2 is valid in the
example processor. In this case only 4 virtual resources were needed. They directly correspond to
the 4 instruction slots of this composition. If compositions 2 and 1 were valid then the allocation
of a slot in composition 1 must be mutually exclusive with any slot allocation of composition 2:
That is the virtual resource sets associated with each of the slots of composition 1 have to overlap
with each of the virtual resource sets of composition 2. This can only be established with 8 virtual
resources: Slots 0 and 1 of composition 1 allocate the ranges v0 to v3 and v4 to v7 respectively.
The 4 slots of composition 2 each allocate two resources: one from each range. This way it is not
possible for the scheduler to use a slot from composition 1 and a slot from composition 2 at the
same time because the resource sets that are associated with the slots overlap. Since composition
1 comprises 2 slots, 2×4 = 8 virtual resources are needed. If we add composition 0 with its 3 slots
3× 2× 4 = 24 virtual resources are required. In a formal notation this means that the number of
virtual resources nres required for nc compositions with ns(i) slots is:
nres =
nc−1∏
i=0
ns(i)
Each slot si,j out of composition i allocates several sets of consecutive virtual resources. The
number of virtual resources contained in such a set is called bw(i). The distance between the
starting point of two sets is called bd(i). Figure 7.9 illustrates the meaning of bw(i) and bd(i).
bw(i) and bd(i) of composition i are calculated as follows:
bw(i) =
nc−1∏
k=i+1
ns(k)
bd(i) =
nc−1∏
k=i
ns(k)
Slot si,j allocates all virtual resources vk(k ∈ [0, nres − 1]) for which equation 7.1 is true2:
j = (k mod bd(i)) div bw(i) (7.1)
As an example, one can calculate which virtual resources have to be allocated for slot s1,1: One
calculates bd(1) = ns(1)× ns(2) = 2× 4 = 8 and bw(1) = ns(2) = 4. Now one has to iterate over
all nres = ns(0)× ns(1)× ns(2) = 3× 2× 4 = 24 resources and find that equation 7.1 is true for
virtual resources v4 to v7, v12 to v15 and v20 to v23.
2mod is the modulus operator and div the integer division without remainder
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7.4.3 Reducing the Number of Virtual Resources
Eliminating Redundant Compositions
The drawback of this algorithm for mapping issue slots to virtual resources is its complexity
that grows about exponentially with the number of coding compositions (due to the product
in equation 7.4.2). The LISA model of the ST200 processor that is presented in chapter 8
contains 42 of these coding compositions. If the presented mapping algorithm was used for this
architecture one would end up with nres ≈ 44× 1015 virtual resources.
Fortunately, not every coding composition is relevant for the scheduler: A composition c1 is
irrelevant for the scheduler if at least one other composition c0 can be found that allows all (or
even more) instruction combinations that are allowed by c1. In this case c1 is not taken into
account for the virtual resources algorithm. An example for an irrelevant case is depicted in
figure 7.10.
Figure 7.10: Composition c1 makes composition c0 irrelevant
It is possible to formulate this statement in a way more suitable for an algorithmic implementation:
A composition c0 makes a composition c1 irrelevant if for each slot s1,j of c1 exactly one dedicated
slot s0,i in c0 can be found such that all instructions that fit into s1,j also fit into s0,i:
∃ F : c1 → c0 ∀ s1,j ∈ c1 ∀ s1,k ∈ c1 (F (s1,j) = F (s1,k)⇒ j = k) ∧ (I(F (s1,j)) ⊇ I(s1,j)) (7.2)
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This so called injective function3 F is depicted in figure 7.10. In the example s1,0 is mapped
on s0,0 and s1,1 is mapped on s0,2. As one can see the mapped slots comprise a superset of the
instructions of the original slots. It is possible to implement a recursive algorithm that detects
irrelevant compositions in polynomial time.
With this approach the number of relevant coding cases could be reduced from 42 to 11. According
to equation 7.4.2 this also reduces the number of required virtual resources from 44 × 1015 to
139,967. This still seems to be a very large number but the CoSy backend generator (BEG) is
capable of generating a scheduler from this description within 6 minutes on a 2 GHz desktop PC.
The FSM based scheduler consists of 30 states and 25 state transitions. Another scheduler for
the same architecture that was generated from a handcrafted CoSy scheduler description had 28
states and 27 transitions. The performance of the scheduler was identical and also the resulting
assembly code is equivalent. The CoSy backend generator was able to generate the scheduler from
the handcrafted scheduler descriptions within 5 seconds because the handcrafted description only
used 6 resources – in contrast to 139,967 resources used by the automated approach. This means
that for FSM based schedulers the proposed generation algorithm is time consuming but leads to
efficient schedulers. If this technique would be applied to reservation table based schedulers they
would be unacceptably slow.
Improved Resource Generation Algorithm
The mapping algorithm so far associates sets of virtual resources to instruction slots of coding
compositions. For the instructions that fit into one or more of these slots the corresponding sets
are the alternative resources they can allocate to become issued. This two step approach is the
reason for the large number of required virtual resources. Figure 7.11 is the pseudocode for an
improved algorithm. It is explained in more detail in the following sections.
coding cases←−getRelevantCodingCases(all compositions)
multisets←−getRelevantIssueMultisets(coding cases)
simplifyIssueMultisets(multisets)
initializeReservationVector()
foreach multiset in multisets do
duplicateExistingResources()
addAlternativesToReservations()
simplifyReservationVector()
end foreach
Figure 7.11: Pseudocode of improved resource generation algorithm
3A function f : X → Y is injective or one-on-one if and only if ∀ x ∈ X ∀ z ∈ X (f(x) = f(z) ⇒ x = z).
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Relevant Issue-multisets
The relevant coding cases are computed using equation 7.2. From the relevant coding cases a set
Ω of relevant issue-multisets is constructed. An issue-multiset is defined to contain instructions
that can be issued in parallel. Note that several instructions of the same type (e.g. two add)
instructions can be comprised in the issue-multiset. An issue-multiset M is relevant if it is not
possible to add an additional instruction to it.
Let St(M) be the multiset of instructions of type t in the multiset M and let |M | be the number
of elements in the multiset M . There are 6 relevant issue-multisets M0 to M5 for the example
from table 7.1 as depicted in table 7.2.
instruction M0 M1 M2 M3 M4 M5
|Sadd|: 2 1 0 0 1 0
|Ssub|: 0 1 2 0 0 1
|Smul|: 2 2 2 0 1 1
|Sdiv|: 0 0 0 0 1 1
|Saddimm|: 0 0 0 1 0 0
|Ssubimm|: 0 0 0 1 0 0
Table 7.2: Relevant issue-multisets for the example from table 7.1
Simplifying the Relevant Issue-multisets
Two instructions i and j will share identical reservation table entries if they satisfy equation 7.3.
∀ M\(Si(M) ∪ Sj(M)) = N\(Si(M) ∪ Sj(M)) with M,N ∈ Ω
∃ c ∈ N :
∀ a + b = c with a, b ∈ N,
|Si(M)| = a ∧ |Sj(N)| = b
(7.3)
In table 7.2 the add and the sub instruction satisfy equation 7.3: From M0 to M2 (M4 to M5) the
add instructions are step by step replaced by sub instructions. The total amount of add and sub
instructions is c = 2 (c = 1). The number of all other instructions remains unchanged.
Since an arbitrary amount of add instructions can be replaced by sub instructions all multisets
containing sub instructions can be eliminated for further analysis. The resulting simplified set of
issue-multisets Ω is depicted in table 7.3.
Reservation Vector
The next step in the pseudo code from figure 7.11 is to initialize a reservation vector. This
reservation vector represents the set of reservation tables for all instructions. Its component indices
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instruction M0 M3 M4
|Sadd|: 2 0 1
|Smul|: 2 0 1
|Sdiv|: 0 0 1
|Saddimm|: 0 1 0
|Ssubimm|: 0 1 0
Table 7.3: Simplified multisets of table 7.1
are associated with the instructions. The component content is a list of alternative resource sets
the instruction may allocate to become issued. For the first multiset M0, the reservation vector is
depicted in table 7.4.
instruction reservation
add: R0|R1
mul: R2|R3
div: -
add_imm: -
sub_imm: -
Table 7.4: Reservation vector after processing M0
The add and mul instruction both allocate two alternative resources. Thus two instructions of
each type can be scheduled.
Resource Duplication
In the next loop iteration multiset M3 is processed. Similar to the approach of figure 7.8 one can
assume that the utilization of multiset M3 blocks all existing multisets. M3 contains |M3| = 2
instructions: add_imm and sub_imm. Each of these instructions needs to overlap all resources
existing so far. On the other hand add_imm and sum_imm may not share the same resource
because they can be scheduled independently.
The solution is to duplicate the existing resources |M3| − 1 = 1 times. The resulting reservation
vector is depicted in table 7.5. It is equivalent to the one of table 7.4.
Adding New Alternatives
In the next step for each instruction i of the reservation vector |Si(M3)| new alternative resource
sets are added. Each of these sets overlaps one of the duplications. M3 only contains a single
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instruction reservation
add: R0 + R4|R1 + R5
mul: R2 + R6|R3 + R7
div: -
add_imm: -
sub_imm: -
Table 7.5: Duplicating resources for M3
add_imm and a single sub_imm instructions. Therefore these instructions in the reservation vector
receive a single resource set as depicted in table 7.6.
instruction reservation
add: R0 + R4|R1 + R5
mul: R2 + R6|R3 + R7
div: -
add_imm: R0 + R1 + R2 + R3
sub_imm: R4 + R5 + R6 + R7
Table 7.6: Adding alternative resource sets for M3
Simplifying the Reservation Vector
For M0 and M3, the reservation vector depicted in table 7.6 cannot be simplified. This situation
changes after incorporating M4. The corresponding reservation vector is depicted in table 7.7.
instruction reservation
add: R0 + R8 + R16 + R4 + R12 + R20|R1 + R9 + R17 + R5 + R13 + R21
|R0 + R1 + R2 + R3 + R4 + R5 + R6 + R7
mul: R2 + R10 + R18 + R6 + R14 + R22|R3 + R11 + R19 + R7 + R15 + R23
|R8 + R9 + R10 + R11 + R12 + R13 + R14 + R15
div: R16 + R17 + R18 + R19 + R20 + R21 + R22 + R23
add_imm: R0 + R8 + R16 + R1 + R9 + R17 + R2 + R10 + R18 + R3 + R11 + R19
sub_imm: R4 + R12 + R20 + R5 + R13 + R21 + R6 + R14 + R22 + R7 + R15 + R23
Table 7.7: Unoptimized reservation vector after incorporating M4
There are, for example, no changes in scheduling opportunities if the resource R0 is omitted:
Alternatives that contain R0 are the first and the third alternative of add and the single alternative
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of add_imm. Besides R0 the resources R1, R4, and R8 make these alternatives mutually exclusive.
A pseudocode for an efficient heuristic simplification algorithm is depicted in figure 7.12.
eliminateRedundantResources()
eliminateRedundantAlternatives()
do
eliminateRedundantResourceInstances()
eliminateRedundantAlternatives()
recombineResources()
while reservationVectorWasChanged()
end do
Figure 7.12: Simplification of the reservation vector
The optimizations applied by these functions are:
eliminateRedundantResources: For each resource this function tries to remove all occurrences
of it from the reservation vector.
eliminateRedundantAlternatives: For each alternative of any instruction this function tries
to remove it from the reservation vector.
eliminateRedundantResourceInstances: For each resource contained in the reservation vec-
tor this function tries to remove this single occurrence of the resource.
recombineResources: For each resource of the reservation table this function tries to eliminate
it by renaming it to one of the existing resources.
If it is possible to apply any of these optimizations resources are removed from the reservation
vector. The optimization loop terminates if no more resources could be removed – i.e. the
reservation vector remains unchanged.
Abstract Scheduling
The problem of all optimizations is to decide if their modifications to the reservation vector are
valid or not. I.e. if the constrains for scheduling instructions remain exactly the same before and
after the (possibly illegal) optimization. The problem can be solved by converting the reservation
vector back into the unambiguous set of relevant issue-multisets. If – after modifying the reserva-
tion vector – this set is equal to the set before the modification, the optimization is valid. Thus
the validation problem is transformed into the problem on how to generate the set of relevant
issue-multisets from a reservation vector. A solution is a technique called abstract scheduling.
The pseudocode for the algorithm is depicted in figure 7.13.
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# The alternatives are an ordered list
# of resource sets contained in the reservation vector.
function abstractSchedule(val start  Z, val state  ResourceAllocationState)
is final state←−true
foreach alternative in alternativesWithIndexGreaterEqual(start) do
new state←−state
if succeededSchedulingAlternativeIntoNewState(new state,alternative) then
is final state←−false
abstractSchedule(start+1,new state)
end if
end foreach
if is final state then
MultiSet new multiset←−createNewMultisetFrom(state)
if(isRelevant(new multisets,new multiset))
appendToRelevantIssueMultisets(new multisets,new multiset)
end if
end if
end function
Figure 7.13: Abstract scheduling
Its input is a list of all alternative resource sets that are contained in the reservation vector. It re-
cursively simulates the allocation of the contained resources using the ResourceAllocationState
data structure. If no more alternatives can be scheduled a multiset is created from the
ResourceAllocationState. This is possible because each alternative that constitutes the
resource allocation state is associated with a single instruction.
In the next step the relevance of the new multiset is checked: A new_multiset Mnew that contains
the instruction-set I(Mnew) is assumed to be relevant if there is no other multiset contained
in the set of already found multisets C (new_multisets) that contains more instructions than
Mnew. Or in other words: Mnew ∈ C is relevant if not ∃Mi ∈ C with I(Mi) ⊃ I(Mnew). If the
new_multiset is relevant it is added to new_multisets. It is possible that this addition makes
other multisets irrelevant in new_multisets. These multisets are automatically removed using
the same criteria.
The result of the abstractSchedule function is the set of relevant multisets in the new_multisets
data container. This data container has a canonical form and can be compared to a reference
container.
Note that the performance of the validity check can significantly be enhanced by introducing checks
against the reference container into the abstract scheduling algorithm (e.g. number of elements,
contained multisets, etc.). Hereby illegal modifications to the reservation vector can quickly be
detected.
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Result
If the algorithm from figure 7.11 is applied to the instructions of table 7.1 within less than a
second a reservation vector is created that comprises 8 virtual resources. The allocation mapping
is depicted in table 7.8.
add: v0 + v4|v2 + v6
sub: v0 + v4|v2 + v6
mul: v1 + v5|v3 + v7
div: v2 + v3
add_imm: v0 + v1 + v2 + v3
sub_imm: v4 + v5 + v6 + v7
Table 7.8: Simplified mapping for table 7.1
Note that the algorithm complexity does no longer grow exponentially with the number of com-
positions. As illustrated in figure 7.11 after processing a multiset – that was calculated from a
composition – an optimization takes place that reduces the number of virtual resources to a small
amount. Thus the complexity grows linear with the number of compositions.
7.5 Generation of Latency Tables
Beside the structural hazards the scheduler also needs to avoid data hazards. For this purpose
many compiler environments rely on a specification of the true, false, and anti latencies between
instructions. These latencies can directly be calculated if the I/O behavior of all instructions is
known.
LISA instructions are represented by trees of operations. To derive the instruction I/O behavior
from LISA models all operations of the tree need to be analyzed. A temporal sequence of the
operations is given by the activation chains depicted in figure 3.5. The starting point of any
activation chain is the main operation. It is executed in every control step of the simulator and
activates operations in the first pipeline stage which in turn activate operations of subsequent
pipeline stages. For each instruction, the declared GROUPs are resolved (i.e. Opcode is assigned
either to ADD or to SUB). This means that based on the activation chain, the execution clock cycle
for each LISA operation can be determined. Furthermore, it can be analyzed whether the C code
in the BEHAVIOR section of the operations accesses processor resources of the LISA model. The
analysis of activation chains differs from the trace technique used in other design environments
(e.g. EXPRESSION [67]): Traces include information about which functional units are used by an
instruction in a specific cycle, requiring modeling of functional units and their interconnects. In
the LISA language, operations are abstracted from functional units which significantly speeds up
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the architecture exploration phase. For example the ST200 VLIW processor that will be explained
in chapter 8 has four parallel ALUs that can execute an addition. In the LISA model, there is
only a single ADD operation that is potentially activated four times in the same clock cycle from
different sources.
Figure 7.14: Latency analysis of two activation chains
Based on the LISA activation chains, it can be analyzed when an instruction accesses processor
resources. The access direction (read or write) and the resource names are organized in an
instruction specific vector. Starting from cycle 0, each vector component represents a cycle that
is required to execute the instruction. The vectors of two example assembly instructions are
depicted in figure 7.14.
To schedule a sequence of instructions a DAG like the one depicted in figure 4.6 is constructed.
Each edge weight of the DAG represents a RAW, WAW, or WAR dependency between a pair
of instructions. If there is more than one latency between two instructions (e.g. the second
instruction reads and writes a register that is written by the first instruction), the maximum
latency is taken.
If a second instruction I2 reads a register resource R written by the first instruction I1, the RAW
latency is calculated by the formula 7.4.
RAW = last write cycle(I1, R)− first read cycle(I2, R) + 1 (7.4)
The last write cycle function iterates through the vector of I1 and returns the greatest compo-
nent index that indicates a write to R. Similarly, the first read cycle function returns the first
component index of I2 that contains a read of R. The inherent resource latency is taken into
account by the last addend: Since it takes one cycle to read a value from a register that has been
written to it, an addition of 1 is required.
If two subsequent instructions write to R, the WAW latency is computed by formula 7.5.
WAW = last write cycle(I1, R)− last write cycle(I2, R) + 1 (7.5)
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Here, the addition of 1 is needed because it is not possible that two instructions write a resource
at the same time. If the second instruction writes R and the first instruction reads R the WAR
latency is computed by formula 7.6.
WAR = last read cycle(I1, R)− first write cycle(I2, R) (7.6)
An example for a WAR latency is depicted in figure 7.14. The ADDI R12,R14,1 instruction reads
the program counter (PC) in its cycle 0. In its cycle 1, it reads a source operand from register
R14, and in cycle 3, it writes a result back to register R12. It is followed by a RET instruc-
tion that reads the PC in its cycle 0 and writes it in its cycle 1. This leads to a WAR latency
WAR : PC = 0− 1 = −1.
Consequently, the RET instruction must be scheduled −1 or more cycles behind the
ADDI R12,R14,1. The negative latency can be interpreted as an opportunity to fill the delay
slot of the RET instruction: For the scheduler, it is possible to issue the RET one cycle before the
ADDI R12,R14,1. This means that the activation chains can be used to automatically generate
schedulers capable of delay slot filling. The CPU time required for analyzing the latencies in the
scheduler generator is negligible.
7.6 Backtracking Schedulers
Unfortunately, a conventional list scheduler [15] is not capable of filling delay slots. If one assumes
that the RET instruction in figure 4.6 has a delay slot the generated instruction sequence of the
list scheduler would be 1-2-3 followed by a NOP instruction.
A better schedule would be 1-3-2, which means that the delay slot of the RET is filled with one of
the preceding instructions. Branch scheduling [117] algorithms can handle delay slots. A simple
algorithm is to test if the branch can be exchanged with the preceding instruction. Two conditions
must be met for this modification to be allowed:
1. The preceding instruction must neither determine the branching condition nor change a
register that determines the branch address.
2. The preceding instruction must not be a branch.
A more powerful approach that can schedule arbitrary instructions into the delay slot is imple-
mented in backtracking schedulers. Backtracking schedulers operate similar to a list scheduler
but are able to revoke decisions on instructions being scheduled into certain cycles.
7.6.1 OperBT Scheduler and ListBT Scheduler
An example of a backtracking scheduler is given in [4]. The paper presents two different back-
tracking scheduler techniques: The operBT scheduler and the listBT scheduler. Both schedulers
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assign priorities to the nodes of the dependence DAG. In contrast to all other schedulers, the
operBT scheduler does not maintain a ready list. It utilizes a list of nodes not yet scheduled that
is sorted by node priority. It takes the highest priority node from this list and schedules it using
one of the following three scheduling modes:
• schedule an operation without unscheduling (normal)
• unschedule lower priority operations and schedule into current_cycle (displace)
• unschedule high priority operations to avoid invalid schedules and schedule an instruction
into a so-called force_cycle (force)
The operBT scheduler has the drawback of being relatively slow due to a lot of unscheduling op-
erations. To overcome this drawback, the operBT scheduler was extended to the listBT scheduler.
This scheduler tries to combine the advantage of the conventional list scheduler (fast) with the
advantage of the operBT scheduler (better schedule). The listBT scheduler does maintain a ready
list. This means, only nodes that are ready can be scheduled. Unfortunately, the delay slot filling
of the listBT scheduler does not work for all cases. Figure 4.6 is an example of a dependence DAG
for which the listBT scheduler creates the following schedule after 11 scheduling loops iterations:
(0) ADDI R12,R14,1; (1) NOP; (2) RET; (3) SUBI R14,R15,1. The reason for the NOP is that in
one of the schedule loop iterations the scheduler tries to schedule SUBI R14,R15,1 instead of the
higher prioritized RET. This leads to a correct but suboptimal schedule.
7.6.2 MixedBT Scheduler
The mixedBT scheduler that is retargeted from a LISA description is an improved approach of
combining the advantages of the conventional list scheduler and the backtracking scheduler. The
basic idea is to reduce the number of computationally intense instruction unscheduling operations
by maintaining a ready list while still being able to switch to the better quality priority schedul-
ing when applicable. To support both modes, a ready list and a list of unscheduled nodes are
maintained. The pseudo code of the scheduling algorithm is depicted in figure 7.15.
The initial priority of the DAG leaf nodes is equivalent to the cycles these instructions require to
finish their computation. For all other nodes, the edge weights of any path from that node to any
leaf node are accumulated. The priority of the leaf node is added to each sum. The maximum
sum of all possible paths is the node priority.
The getNextInstructionToBeScheduled function decides from which list to take the next node
that is to be scheduled. It takes the highest priority node from the list of nodes not yet scheduled
if the priority is higher than any node priority in the ready list. Otherwise, the highest priority
node from the ready list is scheduled next.
If there are only positive data dependencies, the ready nodes always have the highest priorities.
For nodes that have zero latency, the function selects the father node. The operBT scheduler
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initialize node priorities, unsched list, and ready list
do
while not all instructions are scheduled
current instruction←−getNextInstructionToBeScheduled(unsched list,ready list)
compute early cycle and late cycle of current instruction
force cycle←−max(attempted cycle of current instruction+1,early cycle)
unforcefull scheduled←−false
for current cycle from early cycle to late cycle do
success←−try schedule current instruction into current cycle
if success then
# this is normal scheduling
updateLists(unsched list,ready list)
unforcefull scheduled←−true
break # leave the for loop
elseif current cycle ≥ force cycle ∧
priority(current instruction) >
priority(any conflicting instructions) then
# this is displace scheduling
unschedule all conflicting instructions
schedule current instruction into current cycle
updateLists(unsched list, ready list)
unforcefull scheduled←−true
break # leave the for loop
end if
end for
if unforcefull scheduled = false then
# this is force scheduling
unschedule all conflicting instruction
schedule current instruction into force cycle
attempted cycle of current instruction←−force cycle
updateLists(unsched list,ready list)
end if
end do
Figure 7.15: Pseudocode for mixedBT scheduler
would potentially select the son here. This would most probably lead to an unscheduling of this
node later on. If nodes are connected by a negative latency, the son has a higher priority. It will
be scheduled first even if it is not ready. This speeds up the filling of delay slots.
There are still constellations of the data dependence DAG that can lead to suboptimal schedules
for all scheduler types. An example is depicted in figure 7.16. Both instruction 1 and instruction 3
are ready and have the same priority. If instruction 1 is chosen to be scheduled first the resulting
schedule for all schedulers will be: 1-3-2-4. But if instruction 3 is chosen to be scheduled first this
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Figure 7.16: Instruction dependency for which list scheduler can give suboptimal results
leads to 3-1-NOP-2-4. For this reason, not only the node priorities are initialized. Additionally,
the maximum path length to a DAG leaf is stored for each node. If two nodes have equal priority,
the node with the longer path length is chosen.
A solvable performance problem of the mixedBT scheduler is the frequent computation of the
early cycle and the late cycle in each iteration of the main loop of the algorithm. For each node
of the DAG these values determine the earliest and the latest possible cycle the node can be
scheduled. The computation takes into account all data dependencies and the clock cycles of
already scheduled instructions. Structural hazards are ignored for computation. The calculation
of the early cycle of a node is outlined in figure 7.17. If node is not already scheduled (i.e. its
function getEarlyCycle(val node  Node) val : N0
if isAlreadyScheduled(node)) then
early cycle←−getScheduledCycle(node)
else
early cycle←−0
foreach edge in getIncomingEdges(node)
predecessor node←−getSource(edge)
# recursion:
predecessor early cycle←−getEarlyCycle(predecessor node)
edge early cycle←−predecessor early cycle + getWeight(edge)
early cycle←−max(early cycle,edge early cycle)
end foreach
end if
early cycle←−max(early cycle,0)
return early cycle
end function
Figure 7.17: Calculation of the early cycle
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early cycle is fixed) the function recursively iterates through its predecessors until for each branch
of recursion a node is found for which the early cycle is known. Such a node is either a root of
the DAG or it is a scheduled node.
The scheduling of nodes starts at the root of the DAG and advances to its leafs. Therefore the
probability is high to quickly find the required set of scheduled nodes in the predecessors of node.
This means that the computation of the early cycle is quite efficient.
In all backtracking schedulers, a scheduled node can be the successor of an unscheduled node. If a
similar approach for computing the early cycle would be chosen to calculate the late cycle, all suc-
cessors of node would need to be recursively searched for nodes that are already scheduled. Most
of the time none of the successors is scheduled. Thus the search would terminate after reaching all
leafs of the DAG. The resulting scheduler takes minutes to finish its work for assembly programs
of moderate complexity (about 1000 instructions). To overcome this problem a late_cycle vari-
able and a late_cycle_valid bool flag are associated with each node. late_cycle is initialized
with ∞ and late_cycle_valide is initially true. The algorithm for computing the late cycle is
depicted in figure 7.18. Since all nodes are initialized to have a valid late cycle equal to ∞, the
function getLateCycle(val node  Node) val : N0
if isAlreadyScheduled(node) then
late cycle(node)←−getScheduledCycle(node)
elseif getValidFlagOf(node) = false then
late cycle(node)←−∞
foreach edge in getOutgoingEdges(node) do
successor node←−getDestination(edge)
# recursion:
successor late cycle←−getLateCycle(successor node)
edge late cycle←−successor late cycle − getWeight(edge)
late cycle(node)←−min(late cycle(node),edge late cycle)
end foreach
end if
setValidFlagOf(node)←−true
return late cycle(node)
end function
Figure 7.18: Calculation of the late cycle
probability is high to find a successor of node that has a valid late cycle. If a node is scheduled
or unscheduled, it possibly changes the late cycles of its successor nodes. Therefore the function
invalidateLateCycles(node) depicted in figure 7.19 needs to be called after any node is sched-
uled or unscheduled. This function recurses from node to the roots of the DAG. Similar to the
getEarlyCycle function the probability to find a scheduled node is high. Using the presented
algorithms the CPU time for computing early cycle and late cycle is negligible.
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function invalidateLateCycles(ref node  Node)
if not isAlreadyScheduled(node) then
setValidFlagOf(node)←−false
end if
foreach edge in getIncomingEdges(node)
Node predecessor←−getSource(edge)
if not isAlreadyScheduled(predecessor) then
setValidFlagOf(predecessor)←−false
invalidateLateCycles(predecessor) # recursion
end if
end for
end function
Figure 7.19: Making late cycles invalid after (un)scheduling a node
7.7 Scheduler Integration into the CoSy Environment
The mixedBT backtracking scheduler that is retargetable by a LISA description is integrated with
the CoSy compiler development system. An overview of the code generator system is depicted in
figure 7.20.
The CoSy [5] compiler development system is used to generate a C compiler. This generated
lisacc compiler parses the C code, applies typical high level optimizations, utilizes a tree pattern
matcher for code selection and conducts global register allocation. The output generated by
lisacc is unscheduled sequential assembly code that is instrumented with information needed for
scheduling and code emission. An example for this assembly code is depicted in figure 7.21.
Indented lines starting with a ‘.’ are assembly directives. Lines that are not indented are labels.
All other lines represent assembly instructions. Each assembly instruction consists of a comma
separated list of annotations. Their meaning in the order of occurrence is:
instruction name: In LISA instructions are represented by trees that are part of an instruction
forest (see section 7.1). The name of the root operation of such an instruction forest is the
instruction name. It is needed to add additional syntax elements later in the assembly code
emission phase.
producer name: For the scheduler the producer name is needed if a data dependency (RAW,
WAW, or WAR) is created by this instruction to another one by writing a certain processor
resource or memory. To determine the edge weight in the dependence graph the producer
name is used to look up the latency in the tables depicted in figure A.7.
consumer name: Similar to the producer name, the consumer name is used if a data dependency
(RAW or WAR) is created by this instruction to another one by reading a certain processor
resource or memory. The producer/consumer names of two instructions identify the element
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Figure 7.20: The code generator tool chain
.text
start:
alu insn,P1,C1,alu operation,‘R0PC’ ‘R1GPR[$1]’ ‘W3GPR[$0]’,ADDI R‘reg 12’ R‘reg 14’ 1
alu insn,P1,C1,alu operation,‘R0PC’ ‘R1GPR[$1]’ ‘W3GPR[$0]’,SUBI R‘reg 14’ R‘reg 15’ 1
jmp insn,P3,C3,control operation,‘R0PC’ ‘R1LR’ ‘W1PC’,RET
Figure 7.21: Instrumented assembly code corresponding to figure 4.6
in the appropriate latency table.
reservation name: This name is used to associate this instruction with a reservation table to
avoid structural hazards. An example is depicted in figure A.9.
I/O behavior: The I/O behavior of the instruction is used by the scheduler to determine if
there are data dependencies between this instruction and other ones. The expressions in
quotes indicate if data is read (‘R’) or written (‘W’) in which cycle of the operation the data
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access happens (integer number) and which resource of the LISA model is accessed. Array
resources like the general purpose register file are a special case indicated by brackets (‘[]’).
The resource index in the array resource is determined by the syntax part of the instruction
specification.
syntax: The syntax is the last part of an instruction line. It is used to dump the assembly
instruction in the code emission phase. The expressions in quotes are LISA operation names
referencing registers. The operation name is followed by an underbar and an integer. The
integer identifies the index of the register in the register file.
As depicted in figure 7.20 the instrumented assembly code is read by a tool called lpacker. This
executable comprises the mixedBT scheduler and the assembly syntax emitter. To perform
scheduling, the instrumented assembly instructions are analyzed for data dependencies and
inserted into a data dependence graph (i.e. a DAG) as depicted in figs. 4.6 and 7.16. Just like the
lisacc compiler, lpacker is retargeted from the LISA processor model. Information passed from
the LISA model to lpacker comprises the latency tables, the reservation tables, and information
about the syntax elements of the coding root. Using the tables, scheduling can be performed.
The result is an emit table as depicted in table 7.9.
cycle instructions
0 alu insn: ADDI R12 R14 1 alu insn: SUBI R14 R15 1
1 jmp insn: RET
2
Table 7.9: Emit table for a processor with two issue slots
Besides the syntax of the instruction, the instruction name is stored, too. These names are used
to find an appropriate coding root for the set of instructions contained in each row of the emit
table (see figure 7.1). The coding root can contain additional syntax elements that need to be
emitted. An example assembly output for table 7.9 is depicted in figure 7.22. The semicolons (‘;’)
addi R12 R14 1 || addi R14 R15 1;
ret;
nop;
Figure 7.22: Possible assembly output from emit table 7.9
and the bars (‘||’) result from syntax specifications in the coding root. Note that for assembly
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code emission lpacker also needs to know how delay slots (i.e. empty rows in the emit table) can
be filled with nop instructions. The result is LISA model compliant assembly code which is read
by the assembler/linker automatically generated from LISA.
The scheduler generation from a LISA processor model is completely automated. In addition, all
compiler related analysis results are visualized in the graphical user interface (GUI) illustrated in
figs. A.7 and A.9 and can optionally be overridden by the user.
The implementation of this opportunity is a consequence of the experiences from the case study
described in chapter 5: It is possible to start the processor design with a very simple LISA
model that mainly describes the instruction-set but no temporal behavior (i.e. the pipeline is
not modeled). The compiler specification can be used to model instruction latencies, register file
sizes, etc. Thus, the impact of major architectural changes can quickly be profiled through the
compiler. This methodology can significantly speed up the architecture exploration phase.
Another reason for the GUI is the opportunity to override analysis results that are too conser-
vative. This might occur if the architecture contains unrecognized hardware to hide instruction
latencies.

Chapter 8
Results
8.1 Driver Architectures
For the compiler generator to become applicable for a wide range of target architectures its
development was driven by two processors of different architecture types: RISC and VLIW.
8.1.1 PP32 Network Processor
The RISC core is the PP32 network processing unit (NPU) from Infineon Technologies AG. It
is the successor architecture of the PP16 [123]. The NPU was designed to handle data-streams
in a fast and effective manner. Its 32 bit RISC core is implemented in a four stage pipeline
that incorporates forwarding logic. Beside other addressing modes register/offset addressing
is supported for load/store operations. Values fetched from memory are stored in a global
register file consisting of 16 elements, each having a data-word width of 32 bit. The PP32 is
multi-threaded with four tasks, which means that there are four instances of program counter,
status flags, and global register file. For efficiently processing data packets the NPU has special
purpose instructions for bit manipulation and I/O control.
The PP32 only has a single issue slot. Other structural constraints relevant for the scheduler
comprise restrictions on subsequent branch commands and memory/register accesses after branch
instructions. Due to the forwarding logic most instructions have a latency of one clock cycle.
Exceptions are loads from memory and branches. The architecture incorporates several branch
commands that have between 0 and 3 delay slots.
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Figure 8.1: The ST200 architecture
8.1.2 ST200 Multimedia VLIW architecture
The ST200 [76] sketched in figure 8.1 is a configurable VLIW core for media-oriented applications
developed jointly by HP Labs and STMicroelectronics. The load/store architecture incorporates
a register file with 64 words of 32 bits and a branch bit file consisting of 8 bits each of which
can be used for condition testing and conditional branches. Register/offset addressing is the only
addressing mode supported by the ST200. The 6 stage processor pipeline has the following phases:
fetch stage: In the fetch phase a 128 bit wide instruction word is loaded either from the instruc-
tion cache or from program memory.
decode stage: The decode stage decompresses the incoming instruction word stream by splitting
it into four pieces that are assigned to four parallel lanes of execution. Each of these lanes
has access to the register file and comprises its own functional units.
read stage: Operands are generated in the read stage. The sources for operands are the register
file, the immediates assembled from the instruction word, and any results bypassed from
operations in later stages in the pipeline.
two execute stages: To allow two cycle cache accesses and multiply operations the pipeline
incorporates two execution stages. Results from faster operations are made available after
the first execution stage through bypassing.
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writeback stage: In the writeback stage operation results are written into the register file or
into the data cache.
The ST200 has four 32 bit wide instruction issue slots corresponding to its four lanes. This means
that a maximum number of four instructions can be issued in one clock cycle. Some of the ST200
instructions allow 32 bit immediate operands. To issue such instructions two neighboring issue
slots are combined allowing 64 bit wide instructions. Another structural restriction is that each
instruction word may only contain a single load/store instruction or a single branch. Any slot
may be used to issue load/store instructions. Branches are allowed only in the first slot. Figure
8.1 illustrates that there is an ALU attached to each lane. Multiply units are only available in
lanes 1 and 3. Therefore multiply instructions are only allowed in slots 1 and 3.
Due to extensive use of register bypassing, most instructions have a latency of one cycle. Ex-
ceptions are memory load instructions and multiplications. These instructions require 3 cycles to
produce a result that can be consumed by other instructions.
8.2 Compiler Evaluation
To evaluate the quality of the LISA generated compiler, several other code generators were uti-
lized to produce assembly code from C kernels for both processor architectures. Using the LISA
assembler, linker, and simulator, performance and size of the generated code have been deter-
mined. The kernels used for profiling the PP32 compilers are mainly taken from the networking
applications domain:
frag: IPv4 packet fragmentation for constant size (228 lines C code)
tos: extraction of the type of service field from an IPv4 header (29 lines C code)
hwacc: access to control registers/bits (30 lines C code)
route: IPv4 routing routines (258 lines C code)
reed: reed solomon encoder/decoder (749 lines C code)
md5: MD5 message-digest algorithm (612 lines C code)
crc: cyclic redundancy check (CRC) calculation (230 lines C code)
The following kernels were used to benchmark the ST200 compilers:
fir: finite impulse response filter with 16 coefficients processing 1000 data samples (28 lines C
code)
dct: 8 times 8 discrete cosine transformation taken from jpeg algorithm (59 lines C code)
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adpcm: adaptive pule code modulation encoding and decoding of 1024 data samples (315 lines
C code)
fht: Fast Hankel Transformation of 64 data samples (51 lines C code)
viterbigsm: Viterbi decoder processing 128 data samples (69 lines C code)
sieve: Sieve of Erastostenes for computing all prime numbers less than 100 (42 lines C code)
For the PP32 figs. 8.2 and 8.3 depict the cycle count and the code size profiling results for the
different compilers. All results are measured relative to a CoSy compiler (CoSy) that is based on
a manual scheduler description. This compiler utilizes the native CoSy list scheduler. The lcc [29]
compiler was also retargeted for the PP32. The lcc backend does not contain a scheduler. Instead
we used lpacker as a list scheduler to achieve the lcc+lpacker(list) results. The elements labeled
CoSy+lpacker(list) represent a CoSy based C compiler that generates unscheduled, sequential
assembly code processed by lpacker working as a list scheduler. The same CoSy compiler was
used for CoSy+lpacker(mixedBT) with lpacker running as a mixedBT scheduler.
Figure 8.2: Execution cycles relative to CoSy compiler with handcrafted scheduler specification
(PP32)
Figure 8.2 demonstrates that the code quality of CoSy based compilers is much better than
the one of the lcc+lpacker(list) code generator. The reason is the absence of most high level
optimizations in the lcc compiler. The lcc data demonstrates that compared to the other
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Figure 8.3: Code size relative to CoSy compiler with handcrafted scheduler specification (PP32)
optimizations of the CoSy environment the utilization of an instruction based backtracking
scheduler leads to significant performance improvements. Since the CoSy compilers perform
function inlining and heuristic loop unrolling the lcc generated code size can be smaller, though.
The suboptimal code quality of the CoSy+lpacker(list) combination results from the lack of a
multiplication unit in the PP32: In the CoSy compiler with handcrafted scheduler description,
multiplications are matched with a very dense handwritten assembly routine. If the instructions
of the multiplication algorithm are list scheduled by lpacker (list-mode), delay slots are filled
with NOPs.
If lpacker is used as a mixedBT scheduler (CoSy+lpacker(mixedBT)), there is an average
improvement of 7.4% in cycle count and 5.2% in code size compared to the CoSy compiler with
handcrafted scheduler specification and native list scheduler. One reason for the improvement is
lpacker’s ability to efficiently fill delay slots1. Another reason is the ability of lpacker to schedule
on instruction basis. If no additional effort in IR lowering is spent, the scheduler that is part of
the CoSy environment schedules blocks of assembly instructions: Each block is associated with a
grammar rule of the tree pattern matcher. If, for example, the beginning of a function (i.e. the
prologue) is matched by a sequence of assembly statements, this sequence is fixed and cannot be
scheduled with the rest of the function body. These fixed blocks of assembly code can lead to
suboptimal schedules.
1According to ACE, the upcoming version of CoSy will have better support for delay slot filling.
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The number of execution cycles of the code generated by the mixedBT scheduler is equal to the
one generated by the operBT scheduler. The code generated by the listBT scheduler takes about
7% more cycles to run. For all benchmarked kernels the CPU time of all schedulers is below two
seconds (Linux PC with Athlon XP 2000+ CPU). The mixedBT scheduler is about 20% slower
than the listBT scheduler and two times faster than the operBT scheduler.
To demonstrate the applicability of lpacker for instruction level parallel (ILP) architectures, a
similar benchmarking was conducted for the ST200 VLIW processor [76]. The cycle count and
code size profiling results depicted in fig. 8.4 and 8.5 are relative values: They are compared to
the ST Multiflow Compiler (ST ). This code generator is provided by STMicroelectronics and
it is highly optimized for the ST200 architecture. Thus it is not easily retargetable. The main
reason for its better performance is that much more effort was spent in a more sophisticated
code selection. Especially in the adpcm kernel the CoSy compilers produce blocks of assembly
instructions that are replaced by a single instruction in the ST Multiflow Compiler.
The instruction based scheduling technique of lpacker (CoSy+lpacker(list)) leads to an average
improvement compared to a CoSy compiler with handwritten scheduler specification (CoSy) of
3.4% for the cycle count and 7.3% for the code size. Since the ST200 does not have branch delay
slots the improvement that can be achieved by applying the backtracking scheduler technique
(CoSy+lpacker(mixedBT)) is negligible.
8.3 Conclusions
The scheduler of the native CoSy backend does not operate on instruction level. It schedules
blocks of instructions that are associated with tree grammar rules. Since LISA models describe
the processor on the abstraction level of instructions (and below) this technique can hardly be used
to retarget a CoSy compiler from a LISA model. The lpacker tool replaces the CoSy scheduler.
The results underline the advantages of this post pass tool:
• lpacker schedules single instructions instead of instruction blocks. This allows for retargeting
lpacker by LISA models.
• Scheduling single instructions gives the scheduler more freedom in placing instructions which
leads to better code with respect to execution speed and code size.
• lpacker implements the mixedBT backtracking scheduler technique. The complexity of this
technique is only a bit higher than the one of a list scheduler. Its advantage is an architecture
independent way to fill delay slots of instructions. There is no need to implement delay slot
filling in processor specific peephole optimizers as it is done in many conventional compilers.
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Figure 8.4: Execution cycles relative to ST Multiflow Compiler (ST200)
Figure 8.5: Codesize relative to ST Multiflow Compiler (ST200)
The generation of the scheduler is based on a fully automatic analysis of the LISA model. For
both processors the generation time is below eight seconds.

Chapter 9
Summary
Especially in the mobile and automotive application domain robustness, performance, power
efficiency, flexibility, development time, and price per device are opposing design goals that can
only be reached with specialized (i.e. application specific) and highly integrated circuits. These
goals are the drivers for system on chips (SOCs) that mainly contain fast and power efficient
hard wired parts with little flexibility (ASICs) in combination with highly flexible but slow and
power hungry programmable parts (µCs, DSPs).
On the other hand it is quite hard to face the recent trend of applications becoming more
versatile and multimedia oriented with this kind of architectures. A more economic compromise
between flexibility and power efficiency can be achieved by incorporating application specific
instruction-set processors (ASIPs) in the SOC. Unfortunately the utilization of custom processors
requires the implementation and verification of a complete software tool suite and a hardware
model. Thus tool support is a key component for successful ASIP designs. An overview of
existing ASIP design and verification environments is given in this thesis.
Applications that are becoming more and more complex make an assembly programmers model
for the ASIP very tedious and error prone. Thus the utilization of compiler technology – as it
is already common in the domain of general purpose processors – is becoming an important
productivity factor in ASIP design. A state of the art approach is to implement a C compiler
relatively late in the ASIP design process.
For this thesis a case study was conducted that analyzes the impact if the C compiler is designed
in conjunction with the ASIP. Using the language for instruction-set architectures (LISA) with
the LISA processor design platform (LPDP) and the CoSy compiler development system two
ASIPs were designed: one without the aid of a C compiler (ICORE2) and another one (ALICE)
that incorporated a C compiler in the architecture exploration loop. Based on a single LISA
processor description the LPDP automatically generates all software tools and the control path of
the processor hardware model. CoSy was used to retarget a C compiler from a separate compiler
description.
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Although the resulting processor architectures of the two design efforts were completely different
the hardware efficiency of the highly specialized ICORE2 is not significantly higher than the
one of the ALICE architecture. The design times for both processors was comparable, too.
Disadvantages of the ICORE2 approach are its limited reusability for other applications. In
contrast the ALICE processor is actually a whole processor family that quickly be tailored to a
new application with complete tool support including a C compiler.
To efficiently establish a C compiler based design flow a single design team would traditionally
require in depth knowledge in both: processor architecture design and compiler technology. Many
of today’s design teams in the industry do not meet these requirements: Compiler knowledge is
usually only available in a separate team or it is outsourced IP. To overcome this problem and
also to speed up the system design time a closer integration of the compiler development and the
processor design is required.
In this thesis, a technique is proposed that semiautomatically retargets a C compiler from
a LISA processor architecture description. The LPDP and the CoSy environment were used
to implement the concept. Since architectural information is not sufficient for C compiler
generation, a graphical user interface (GUI) was implemented that allows the designer to refine
the information into a suited form.
Another important result of the ICORE2/ALICE case study was, that the instruction scheduler of
the compiler can be instrumented for architecture exploration. Unfortunately its implementation
is very tedious and errors in the scheduler are hard to find. Therefore this thesis puts high
emphasis on completely automated scheduler generation techniques that are driven by processor
descriptions. Instruction schedulers need to cope with dataflow hazards and structural hazards,
which splits the generation problem into two halves.
An instruction trace technique that allows the analysis of inter-instruction latencies was used
to solve the data hazards. A reservation table based technique that makes use of so called
virtual resources eliminates structural hazards. The generated compiler was further enhanced by
incorporating a novel backtracking scheduler technique (mixedBT) that allows filling delay slots
in a retargetable way.
To be applicable for a wide range of target architectures the development of the compiler
generator was driven by a RISC processor (PP32) and a VLIW architecture (ST200).
Using the mixedBT scheduling technique it is possible to achieve cycle count and code size
improvements of about 5% compared to CoSy compilers generated from manually written
specifications. Compared to a production quality compiler, which is manually written and
optimized, the code produced by the LISA generated compiler is slower by 75% and larger by
92%1. This means that even though no effort was spent on optimizing the LISA generated
compiler, it is very beneficial in the architecture exploration phase. The flexibility of the CoSy
environment simplifies the necessary manual modifications to obtain a production quality code
1average values for the ST Multiflow Compiler (ST200)
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generator, competitive with handcrafted compiler implementations.

Appendix A
Compiler Companion Graphical User Interface
The tool flow that allows the generation of a C compiler from a LISA processor model is depicted
in figure 6.3. The figure illustrates that the CoSy compiler development system can be used
to generate a complete C compiler from a so called code generator description (CGD). This
description is semiautomatically generated from the LISA model. A graphical user interface
(GUI) is used to allow for user interaction in the LISA → CGD conversion step. The GUI serves
several purposes:
• It visualizes information distributed over the LISA processor model which is relevant for the
compiler generator.
• It gives the user the opportunity to refine, extend, or override the information as required
by the compiler generator.
The CGD has several sections that address all required aspects of compiler generation. These
sections are reflected in the GUI by the tabs in the main window (“Registers”, “Datalayout”,
etc.) as depicted in figure A.1.
The most convenient approach for compiler generation is to browse through the tabs from left
to right and adjust the data in the corresponding dialogs. Using the File menu or the button
bar on top of the main window the graphical specification can be saved and loaded for later
modifications. Similarly after completing the specification, these GUI elements can be used to
generate the CGD.
The following sections detail on the parts required for compiler generation by explaining the
dialogs associated with the tabs.
A.1 Registers Dialog
The registers dialog is split into three columns. The left column represents the registers that were
specified in the LISA model. In the model this requires that the operation used for accessing the
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Figure A.1: The registers dialog
register resource is declared as REGISTER instead of OPERATION. It is a requirement that the tree
that is spanned by the REGISTER operation and its declared sons contains a single LABEL. It is
assumed that this LABEL is the index into the register file. If w is the bitwidth of the LABEL the
left column displays 2w register elements for the REGISTER operation. The register name is the
concatenation of the REGISTER operation name, an underbar, and the register index. The buttons
beside the column can be used to hide registers for the compiler generator.
The middle column can be used to specify composed registers: Several processors can combine
two or more conventional registers to form registers of larger bitwidth. Such composed registers
usually have a name of their own but it is not possible to store arbitrary values in the composed
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registers and in the conventional registers at the same time. With the buttons at the right hand
side of the column it can be specified which registers overlap with other registers.
The rightmost column is used to configure the allocatable registers. Only if a register is allocatable
the register allocator may use it to pass values between instructions. Note that the stack pointer
(SP) and the frame pointer (FP) should be excluded from allocation.
A.2 Data Layout Dialog
Figure A.2: The datalayout dialog
In the left half of the data layout dialog depicted in figure A.2 the bitwidth of registers can be
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specified. This information is currently not extracted from the LISA model since many designers
prefer to use int type registers in the LISA resource section instead of the xbit data type for
simulation speed reasons1.
For the native C data types the C standard does not define any bitwidth. This information needs
to be specified in the right half of the data layout dialog. The desired alignment of the types in
memory needs to be specified, too. Note that in addition to the native C types CoSy supports the
long long and long double types. The dialog also requires a specification of structure alignments
(Structures), the alignment of heap data elements (Memory Data), and stack elements (Stack).
The size of an addressing unit can be specified in the Addressable Unit field.
A.3 Stack Layout Dialog
To support recursive function calls the compiler makes sure that each function call dynamically
reserves a certain amount of memory on a global stack. This stack frame stores all data private to
the function. It contains room for all local variables (Local Area), spilled values (Spill Area)
– i.e. values of registers that temporarily needed to be dumped to memory, and values that are
passed as arguments to subsequent function calls (Args Area). The callee saved registers2 that
were clobbered by the function are also saved on the stack in the Regsave Area. The relative
position of this elements can be changed by selecting an item in the dialog and pushing one of the
arrow buttons in the middle of the dialog.
The end of the stack which is also one end of the last stack frame is always marked by the
Stack Pointer register. The Frame Pointer points to the other end of the stack frame. In the
Pushable Registers box the registers are specified whose contents can be stored on the stack.
In the Options box it can be specified if the stack grows upwards or downwards. Furthermore it
can be specified which stack frame elements appear in the right half of the dialog.
A.4 Prologue and Epilogue Mapping Dialog
The compiler generates two additional IR nodes for each procedure. The prologue, which is
the first basic block in a function, sets up the stack- and framepointer and stores the clobbered
registers on the stack. The second, the epilogue, is the reverse of the prologue and is the last
basic block of a function. Several instructions are necessary for these nodes, otherwise a working
compiler cannot be generated. The user can specify these instructions in an additional dialog A.4.
The leftmost list view contains a set of required grammar rules and are therefore fixed. The basic
functionality of this dialog is quite similar to the mapping dialog. See A.11 for details.
1In this case values are appropriately truncated/extended when used in the BEHAVIOR sections
2as specified in the calling conventions dialog depicted in figure A.6
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Figure A.3: The stacklayout dialog
A.5 Nonterminals Dialog
In section 4.1 it was explained that the instruction selector is generated from a tree grammar.
The nonterminals of this grammar are listed in the nonterminals dialog depicted in figure A.5.
The main window lists all existing nonterminal names, their types, and potential attributes.
Nonterminals are added, removed or modified with the buttons on the right hand side of the
dialog. A separate dialog which is also depicted in the figure is used for this purpose.
The nonterminal needs to have an arbitrary but unique name. Several kinds of nonterminals are
supported [6]:
REGISTERS: This nonterminal kind is used for grammar rules that produce results in processor
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Figure A.4: The prologue and epilogue mapping dialog
registers. After instruction selection the register allocator will assign a register to all rule
instances of this kind that are used to cover the IR tree. The selection of the REGISTER
kind activates the list box in the lower left of the dialog. In this box the list of registers that
are contained in the nonterminal can be specified.
ADDRMODE: REGISTER nonterminals are usually used to pass data between instructions.
In contrast the ADDRMODE nonterminal is used to factor out addressing modes common
to several instructions. Attributes can be associated with ADDRMODE nonterminals. The
dialog depicts the attributes that are used for a register offset addressing mode. Currently
supported types of attributes are registers and integers.
MEMORY: Statement rules – i.e. rules that do not produce any nonterminal or that store their
result in memory are of the MEMORY kind.
UNIQUE: The UNIQUE nonterminal kind is used for rules that produce their result in a unique
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Figure A.5: The nonterminals dialog
location. Comparison instructions that write to a single condition code register are a typical
example. The scheduler makes sure that only one condition code value is live at any time.
Consequently the register allocator is not affected by this nonterminal kind.
A.6 Calling Conventions Dialog
The calling conventions dialog allows to specify how function arguments are passed to a function
if it is called and where the return value is stored. It is assumed that arguments and the return
value can either be passed through registers or through the stack. The columns of the table on the
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Figure A.6: The calling conventions dialog
upper half of the dialog list all known C datatype sizes3. The rows refer to all Integral native C
data types (i.e. char, short, int, long, long long), all Floating point data types (i.e. float, double,
long double), and to Pointers. By double clicking the table elements an ordered list of registers
can be selected that is used to pass applicable function arguments/return values. If no register
is specified or if all registers are already used by other arguments the argument/return value is
passed over the stack.
As an example the specification of figure A.6 is applied to a hypothetical C function declared as
int f(long long a, char b, float c, short d);. Register register4_12 would be used to
3as specified in the data layout dialog depicted in figure A.2
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pass the 64 bit integral long long argument a. The integral 8 bit char b argument would go
into register regster4_4. The same register could also be used for the float c argument. But
since it is already occupied register4_5 is utilized. The short d argument is passed over the
stack because register4_4 and register4_5 are not available. The allocation of the register for
the return value is independent from the arguments. Thus the return value of the function will
be passed in register4_4.
In the lower half of the dialog the callee saved registers are selected. If a C function clobbers
the contents of these registers it has to restore the register contents at its end. There is no
need to specify any caller saved registers – i.e. registers that are temporarily stored to memory
by the calling function before a function call. The generated compiler automatically stores the
appropriate registers on the stack. If the definition of the callee is visible to the compiler it
calculates the set of caller saved registers by intersecting the set of registers alive at calling time
with the set of registers modified by the callee not in the callee saved register set. Otherwise it
stores all registers alive at calling time.
A.7 Scheduler Dataflow Dialog
As mentioned in chapter 7 the scheduler has to avoid both dataflow hazards and structural
hazards. The instruction latency information required for the dataflow part is depicted in
the dialog of figure A.7. Using the Generate Latency Tables button the information can
automatically be extracted from the LISA model using the technique described in section 7.5.
For sets of instructions called Data Producers or Data Consumers the tables on the right hand
side of the dialog specify the true, false, and anti dependence latency in clock cycles. The
instruction-sets are specified on the left side of the dialog by the add/edit/remove buttons in the
Producers and Consumers boxes.
Using the button at the bottom of the window it is possible to exclude LISA processor resources
from the latency analysis. This is useful for example if instructions write or read register that are
used for debugging, only.
The dialog for selecting the producer/consumer instruction-sets is depicted in figure A.8. The
producer/consumer name is displayed on top of this window. The next line contains an auto-
matically generated boolean expression [170]. This expression describes a set of valid instruction
declaration trees. If the expression evaluates to true for an instruction, then it is associated with
the producer/consumer name. If the expressions of several producers/consumers evaluate to true,
then the producer/consumer name with the smaller index is used.
Valid operators in the boolean expression are the logical and (&&) and the logical or (||) oper-
ators, parentheses, and LISA-GROUP expressions. A LISA-GROUP expression starts with the name
of a GROUP declared in the LISA model, followed by an equal (==) or a not equal (!=) sign and
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Figure A.7: The latency tables of the scheduler dialog
a list of OPERATION names separated by a vertical bar (|). A LISA-GROUP expression evaluates
to true if the declaration tree of the instruction in question contains a group whose selected son
operation is (or is not) part of the operation name list.
The list on the left hand side of the dialog lists all GROUPS of the LISA processor model. If an
entry is selected the OPERATIONs that are declared in the GROUP are displayed on the right hand
side. Clicking a GROUP or an OPERATION inserts the corresponding name into the expression field
at the current cursor position. Similarly the operators can be inserted by clicking the buttons on
the right hand side of the window.
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Figure A.8: The latency tables of the scheduler dialog
A.8 Scheduler Structure Dialog
The scheduler structure dialog as depicted in figure A.9 implements a reservation table based
concept to avoid structural hazards. In the upper half of the frame, arbitrary resource names can
be defined. The frame in the lower half utilizes these resources to create reservation tables. These
tables are associated with LISA-INSTRUCTIONs. This means that scheduling of instructions leads
to an allocation of the specified resources. Furthermore, an instruction can only be scheduled if
the specified resources are available.
Note that the resources not necessarily have a direct correspondence to hardware resources.
Their only purpose is to express valid instruction combinations by the reservation tables.
All entries in this dialog can automatically be generated by pressing the
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Figure A.9: The reservation tables of the scheduler dialog
Generate Reservation Tables button on top of the window. Frame entries can be added,
edited, or deleted by the buttons on the right hand side of the window.
A so called resource template expression is used to model the reservation table. The dialog for
adding/editing resource templates is depicted in figure A.10.
The LISA-INSTRUCTION name is depicted on top of this dialog. The resource template expression
contains elements and operators. Elements are Resources or other the names of other Templates.
This means that it is possible to factorize reservation tables.
Valid operators are
resource union (+): The resource union creates sets of resources. This operator is used if an
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Figure A.10: The reservation tables of the scheduler dialog
instruction allocates several resources.
subsequent cycle (>): The execution of an instruction is usually not finished in one cycle. To
allocate different resources in subsequent cycles the > operator can be used
alternatives (|): If instructions can allocate alternative resources (e.g. one register file port out
of 2) the | operator can be used to express the alternative resources.
grouping (): Operator precedence can be overridden by parentheses.
The text of elements and operators is inserted at the current cursor position into the
Template String by pressing the appropriate items in the lower half of the widget.
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A.9 Mapping Dialog
Figure A.11: The mapping dialog
The mapping between the compiler’s IR tree nodes and the assembly instructions is done in the
mapping dialog depicted in figure A.11. The entries in this window directly correspond to the
grammar rules used to generate the tree pattern matcher as described in section 4.1. There are
several classes of IR nodes that need to be covered to get a working compiler. Each class has its
own tab in the main window. To simplify the input of the rules the mappings should be assigned
to the appropriate tab. However certain nodes are only available in the according tab, e.g. the
spill node is only available in the spill tab. The nodes that should be covered in each tab are
listed below. A detailed explanation of all IR nodes is given in [7].
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Arithmetic IR nodes related to arithmetic operations: mirPlus (a+b), mirDiff (a-b),
mirAddrPlus (ptr+b), mirAddrDiff (ptr-b), mirShiftLeft (a<<b), mirShiftRight
(a>>b), mirShiftRightSign (a>>b), mirOr (a|b and a||b), mirAnd (a&b and a&&b),
mirXor (aˆ b), mirNot (!a and ˜ a), mirNeg (-a), and mirCompare (a<b, a<=b, a==b,
a! =b, a>=b, a>b).
Calling Nodes related to function calls: mirCall (call to void function), xirFuncCall (call
to function returning a value), mirReturn (return statement), and mirActual (function
arguments).
Control Control flow related nodes are mirIf and mirGoto
Convert Type casts are performed with mirConvert nodes.
Load/Store IR nodes that should be covered are: mirIntConst, mirNil, mirObjectAddr,
mirContent, and mirAssign.
Move: The rules in this tab to not cover IR nodes but specify how to convert one nonterminal
into another.
Spill: Spill rules determine how to load/store the contents of nonterminals from/to the special
spill memory location.
Extra: This tab contains a text editor that allows the inclusion of CoSy code generator description
syntax.
Each mapping is specified in the dialog depicted in figure A.12.
On the left upper side of the dialog the CoSy IR nodes are listed. The list box in the lower
left contains the nonterminals specified in the nonterminals dialog A.5. With a drag and drop
technique, these elements can be used to construct the pattern of the grammar rule. Figure A.12
illustrates a mirCompare node with two incoming nonterminals (Nt_i32) and a result nonterminal
(Nt_cc) that has an attribute (par). The next step in creating a mapping is to give names to
the nodes and nonterminals that are used in the pattern (o,s1,s2, and d). Note that it is also
possible to assign values, expressions or registers to the attributes of the result nonterminal here.
If the user clicks on a result nonterminal register attribute, a register selector pops up to specify
the assigned register. Clicking an integer attribute opens an editor where the user can enter
arithmetic expressions. Of course, the user can also drop compatible source IR nodes/attributes
of the rule on the result nonterminal attributes.
Furthermore, by clicking on an arbitrary register nonterminal of the rule, the user can limit the
register set of this nonterminal to a certain set. This might be necessary if the user want to map
instructions with restricted input registers to the rule.
In case the result register is equal to one of the operand registers, the user can express this by
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Figure A.12: Specification of a mapping
choosing the same name for the result register nonterminal and the source nonterminal. The
register allocator will then use the same physical register for both operands.
Most of the time, the pattern needs to be mapped to zero or more assembly instructions. This
can be done by clicking the uppermost button on the right hand side of the dialog. A declaration
tree of an instruction is then added to the right half of the window. By clicking into the tree, the
sons of LISA GROUPs can be selected. This selection needs to be done for all groups that are part
of the instruction. LISA LABELS are also part of the declaration tree. They are used to link the
pattern with the instruction: By dragging the names or the attributes of the IR pattern into the
LISA LABELS, a link is established. For all valid nodes except register nonterminals/attributes
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an editor appears, where the user can specify an additional arithmetic expression to modify the
dropped value. It is also possible to edit the LABELS directly by double clicking them. In case of
a register label, a register selector will pop up, otherwise a normal editor will appear.
The assembly syntax of the instruction is depicted in the lower right of the window. Note that it
is possible to have multi instruction rules by clicking the uppermost button several times.
It is quite common that additional information needs to be assigned to the grammar rule. For
example the mirCompare node usually requires a condition that tests what type of comparison
needs to be performed (a<b, a<=b, a==b, a! =b, a>=b, or a>b). By pressing the Extended tab
such information can be specified as illustrated in figure A.13.
The extra information is specified by clicking the elements of the Rule Clauses box. A detailed
explanation of the clauses if given in [6].
BARRIER: Using this clause will introduce additional dependencies before PREBARRIER,
behind POSTBARRIER. BARRIER adds both. This can be selected in the drop down
menu in the parameter column. The scheduler will not move instructions across these
barriers.
CALC: Main purpose is to calculate and assign values to the fields of compiler IR nodes.
CHANGE: This clause specifies which register besides the result register is modified by the rule.
CLOBBER: Indicates that the rule changes the value of the indicated operand, which can be
selected in the opening dialog. May be used several times on a rule.
CONDITION: Adding this clause opens a dialog depicted in A.14 to build a boolean expression
from a set of fixed conditions which are available for the current rule. Only if the condition
is evaluated to true during the match phase this rule will be applied.
CONTROL: Indicates a control dependency between this rule and surrounding ones. The user
can select between three kinds from a drop down menu in the parameter column. branch
and call are currently equivalent. The third one, fallthrough, indicates that the rule is a
null instruction, i.e a fallthrough to the only successor basic block.
COST: Specifies the costs of this rule if it is applied. This is used by the matcher to find the
optimal match for a statement. If no COST clause is specified, a default COST clause will
be generated with costs of the number of assigned instructions.
EVAL: This clause contains a list of statements which can be entered in an editor. Those will
be executed during the matching phase. Useful for evaluating nonterminal attributes in this
phase.
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Figure A.13: Mapping clauses
INTERFERE: Specifies the interferences of the rule operands explicitly. The register allocator
will assign different physical registers for the interfering registers.
LOCK: This clause will lock the operands of the rule, i.e. a following instruction that writes the
operands will stall.
OUTPUT: With this clause it can be specified which pseudo register leave this rule alive. Useful
for rules producing more than one result.
PREEMIT: Contains a list of C statements which will be executed during the emit phase.
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Figure A.14: The condition clause dialog
PREFER: The operand selected from the dialog should preferably be the same as the result
register.
READ/WRITE: These clauses can be used to specify data dependencies explicitly. TheMEM-
ORY parameter indicates an operand representing a memory address, whereas the REG-
ISTER parameter specifies dependencies through different physical registers.
RESULT: With this clause it can be specified that the result register is the same as one of the
source operands. Such rules should not emit code.
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SCRATCH: The user can request additional scratch register nonterminals for the mapping .
After specifying the type and amount of the scratch registers, the scratch nonterminals will
appear in the mapping dialog and can be used for the mapping procedure.
UNIQUE: This clause specifies that all registers used by the rule are distinct. This includes
also the registers used by addressing mode nonterminals.
Appendix B
Scheduler Descriptions
B.1 Handcrafted CoSy Scheduler Description for PP32
SCHEDULER
PRODUCER
DEFPROD, JMP_out, LDW_out;
CONSUMER
DEFCONS, JMP_in, BTX_in;
TRUE DEFCONS BTX_in:
DEFPROD 1 1,
LDW_out 3 2,
JMP_out 2 2;
RESOURCES
DC_cpu,
DC_jmp;
TEMPLATES
DEFTMPL := DC_cpu;
JMP1_op := (DC_cpu + DC_jmp);
JMP2_op := (DC_cpu + DC_jmp) & DC_jmp;
JMP3_op := (DC_cpu + DC_jmp) & DC_jmp & DC_jmp;
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B.2 Handcrafted CoSy Scheduler Description for ST200
SCHEDULER
PRODUCER
DEFPROD, ALU_Out, MEM_Out, MUL1_Out, MUL2_Out, COND_Out,
BRANCH1_Out, BRANCH2_Out, BRANCH3_Out, BRANCH4_Out;
CONSUMER
DEFCONS, ALU_In, MEM_In, MUL1_In, MUL2_In, COND_In, BRANCH_In;
TRUE DEFCONS ALU_In MEM_In MUL1_In MUL2_In COND_In BRANCH_In:
DEFPROD 1 1 1 1 1 1 1,
ALU_Out 1 1 1 1 1 1 1,
MEM_Out 3 3 3 3 1 1 1,
MUL1_Out 3 3 3 3 3 3 3,
MUL2_Out 4 4 4 4 4 4 4,
COND_Out 1 1 1 1 1 3 1,
BRANCH1_Out 1 1 1 1 1 1 1,
BRANCH2_Out 2 2 2 2 2 2 2,
BRANCH3_Out 3 3 3 3 3 3 3,
BRANCH4_Out 4 4 4 4 4 4 4;
OUTPUT ALU_Out MEM_Out:
MUL1_Out 3 3,
MUL2_Out 4 4,
MEM_Out 3 0;
ANTI ALU_Out:
MUL2_In 1;
RESOURCES
rBRANCH, rALU1, rALU2, rALU3, rALU4, rMEM, rMUL1, rMUL2,
rSLOT1, rSLOT2, rSLOT3, rSLOT4;
TEMPLATES
DEFTMPL := ();
ALU_Op := (rSLOT1 + rALU1)
| (rSLOT2 + rALU2)
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| (rSLOT3 + rALU3)
| (rSLOT4 + rALU4);
ALU_IMM32_Op := (rSLOT1 + rSLOT2 + rALU1)
| (rSLOT2 + rSLOT3 + rALU2)
| (rSLOT3 + rSLOT4 + rALU3);
ALU_ALU_IMM32_Op := ALU_Op & ALU_IMM32_Op;
MEM_Op := (rSLOT1 | rSLOT2 | rSLOT3 | rSLOT4) + rMEM;
BRANCH_Op := rSLOT1 + rBRANCH;
BRANCH_BRANCH_Op := BRANCH_Op & BRANCH_Op;
MUL_Op := (rSLOT1 + rMUL1) | (rSLOT3 + rMUL2);
MUL_2MUL_1ALU_Op := (rSLOT1 + rMUL1 + rSLOT3 + rMUL2)
& () & () & ALU_Op;
MUL_1ALU_1MUL_Op := ALU_Op & MUL_Op;
MUL_1ALU_IMM32_1MUL_Op := ALU_IMM32_Op & MUL_Op;
MUL_2ALU_1MUL_Op := (rSLOT1 + rALU1 + rSLOT2 + rALU2) & MUL_Op;
HWLOOP1 := rSLOT1 + rBRANCH
+ ( (rSLOT2 + rALU2)
| (rSLOT3 + rALU3)
| (rSLOT4 + rALU4) );
HWLOOP2 := rSLOT1 + rBRANCH
+ ( (rSLOT2 + rSLOT3 + rALU2)
| (rSLOT3 + rSLOT4 + rALU3) );
HWLOOP3 := ALU_Op & ALU_Op & BRANCH_Op & BRANCH_Op;
HWLOOP4 := ALU_Op & ALU_Op & BRANCH_Op;
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B.3 Generated Scheduler Data for PP32
B.3.1 Reservation Tables
Used Resources: V0, JMP
instruction reservation name
alu_operation V0
control_operation V0 + JMP&JMP
init_operation V0
transfer_operation V0
B.3.2 Latency Tables
producers
P1: alu operation
P2: transfer operation
P3: LDW
P4: CMP
P5: BRA
P6: BRZ
P7: BRREG
P8: CALL
P9: RET
P10: TBRBR
P11: DECIBR
consumers
C1: alu operation
C2: transfer operation
C3: LDW
C4: CMP
C5: BRA
C6: BRZ
C7: BRREG
C8: CALL
C9: RET
C10: TBRBR
C11: DECIBR
RAW C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11
P1 1 1 1 1 1 1 1 1 1 1 1
P2 1 1 1 1 1 1 1 1 1 1 1
P3 3 3 3 3 3 3 3 3 3 3 3
P4 2 1 1 2 2 1 2 2 2 2 2
P5 1 1 1 1 1 1 1 1 1 1 1
P6 1 1 1 1 1 1 1 1 1 1 1
P7 4 4 4 4 4 4 4 4 4 4 4
P8 4 4 4 4 4 4 4 4 4 4 4
P9 4 4 4 4 4 4 4 4 4 4 4
P10 2 2 2 2 2 2 2 2 2 2 2
P11 2 2 2 2 2 2 2 2 2 2 2
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WAW P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11
P1 0 0 0 0 0 0 0 0 0 0 0
P2 0 0 0 0 0 0 0 0 0 0 0
P3 0 0 0 0 0 0 0 0 0 0 0
P4 0 0 0 0 0 0 0 0 0 0 0
P5 0 0 0 0 2 2 2 2 2 2 2
P6 0 0 0 0 2 2 2 2 2 2 2
P7 0 0 0 0 2 2 2 2 2 2 2
P8 0 0 0 0 2 2 2 2 2 2 2
P9 0 0 0 0 2 2 2 2 2 2 2
P10 0 3 0 0 3 3 3 3 3 3 3
P11 0 3 0 0 3 3 3 3 3 3 3
WAR P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11
C1 0 0 0 0 0 0 −3 −3 −3 −1 −1
C2 0 0 0 0 0 0 −3 −3 −3 −1 −1
C3 0 0 0 0 0 0 −1 −1 −1 1 1
C4 0 0 0 0 0 0 0 0 0 0 0
C5 0 0 0 0 0 0 0 0 0 0 0
C6 0 0 0 0 0 0 0 0 0 0 0
C7 0 0 0 0 0 0 0 0 0 0 0
C8 0 0 0 0 0 0 0 0 0 0 0
C9 0 0 0 0 0 0 0 0 0 0 0
C10 0 0 0 0 0 0 0 0 0 0 0
C11 0 0 0 0 0 0 0 0 0 0 0
134 Appendix B. Scheduler Descriptions
B.4 Generated Scheduler Data for ST200
B.4.1 ST200 Reservation Tables
Used Resources: V0, V1, V2, V3, V4, V5, V6
instruction reservation name
MOVI32 V0 + V6|V1 + V2 + V4 + V5
branch_format V3 + V5
cache_immediate32 V0 + V3 + V6|V4 + V6
call_format V3 + V5
cmp3_b_immediate32 V0 + V6|V1 + V2 + V4 + V5
cmp3_format V2 + V6|V1|V0 + V4|V5
cmp3_g_immediate32 V0 + V6|V1 + V2 + V4 + V5
int3_format V2 + V6|V1|V0 + V4|V5
int3_immediate32 V0 + V6|V1 + V2 + V4 + V5
load_immediate32 V0 + V3 + V6|V4 + V6
load_store_format V1 + V2 + V4|V0 + V4
mul_format V2 + V6|V1|V0 + V4|V5
mul_immediate32 V0 + V6|V1 + V2 + V4 + V5
special_format V2 + V6|V1|V0 + V4|V5
special_immediate32 V0 + V6|V1 + V2 + V4 + V5
store_immediate32 V0 + V3 + V6|V4 + V6
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B.4.2 ST200 Latency Tables
producers
P1: INSTRUCTION
P2: load format
P3: mul format
P4: load immediate32
P5: mul immediate32
P6: cmp3 format
P7: cmp3 b immediate32
consumers
C1: INSTRUCTION
C2: branch format
RAW C1 C2
P1 1 1
P2 3 3
P3 3 3
P4 3 3
P5 3 3
P6 1 3
P7 1 3
WAW P1 P2 P3 P4 P5 P6 P7
P1 1 −1 −1 −1 −1 1 1
P2 3 1 1 1 1 1 1
P3 3 1 1 1 1 0 0
P4 3 1 1 1 1 0 0
P5 3 1 1 1 1 0 0
P6 1 −1 −1 −1 −1 1 1
P7 1 −1 −1 −1 −1 1 1
WAR P1 P2 P3 P4 P5 P6 P7
C1 0 −3 −3 −3 −3 0 0
C2 0 −3 −3 −3 −3 0 0
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